{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,18]],"date-time":"2026-01-18T13:02:09Z","timestamp":1768741329200,"version":"3.49.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,2]]},"DOI":"10.1109\/lascas.2016.7451015","type":"proceedings-article","created":{"date-parts":[[2016,4,14]],"date-time":"2016-04-14T20:19:48Z","timestamp":1460665188000},"page":"83-86","source":"Crossref","is-referenced-by-count":1,"title":["Analysis of graphene field effect transistor based current mirrors"],"prefix":"10.1109","author":[{"given":"Nihat","family":"Akkan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Burcu","family":"Erkmen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"1294","DOI":"10.1126\/science.1204428","article-title":"Wafer-scale graphene integrated circuit","volume":"332","author":"lin","year":"2011","journal-title":"Science"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.cap.2014.05.015"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2008.268"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2013.2253490"},{"key":"ref14","first-page":"1","article-title":"VHDL-AMS model of a dual gate graphene FET","author":"umoh","year":"2011","journal-title":"Proc Forum Design and Specification Languages(FDL 05)"},{"key":"ref15","first-page":"139","article-title":"Ideal quantum electrical properties","author":"philip wong","year":"2011","journal-title":"Carbon Nanotube and Graphene Device Physics"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2011.2112375"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1021\/nl200758b"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1126\/science.1102896"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1038\/nature09405"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevLett.105.266601"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1021\/nn1021583"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"11588","DOI":"10.1073\/pnas.1205696109","article-title":"High-frequency self-alligned graphene transistors with transferred gate stacks","volume":"109","author":"cheng","year":"2012","journal-title":"Proc Natl Academy of Sciences USA"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2163517"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.2010.5667602"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2010.2052017"}],"event":{"name":"2016 IEEE 7th Latin American Symposium on Circuits & Systems (LASCAS)","location":"Florianopolis, Brazil","start":{"date-parts":[[2016,2,28]]},"end":{"date-parts":[[2016,3,2]]}},"container-title":["2016 IEEE 7th Latin American Symposium on Circuits &amp; Systems (LASCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7447194\/7450986\/7451015.pdf?arnumber=7451015","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T11:00:48Z","timestamp":1498302048000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7451015\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,2]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/lascas.2016.7451015","relation":{},"subject":[],"published":{"date-parts":[[2016,2]]}}}