{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T15:18:11Z","timestamp":1729610291833,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,2]]},"DOI":"10.1109\/lascas.2016.7451051","type":"proceedings-article","created":{"date-parts":[[2016,4,14]],"date-time":"2016-04-14T20:19:48Z","timestamp":1460665188000},"page":"227-230","source":"Crossref","is-referenced-by-count":0,"title":["Performance evaluation of optimized transistor networks built using independent-gate FinFET"],"prefix":"10.1109","author":[{"given":"Andres M. A.","family":"Valdes","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vinicius","family":"Possani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Felipe S.","family":"Marranghello","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andre I.","family":"Reis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Renato P.","family":"Ribas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2013.2260816"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2012.2185477"},{"key":"ref12","first-page":"1","article-title":"MOTO-X: a multiple-output transistor-level synthesis CAD tool","author":"kagaris","year":"2015","journal-title":"IEEE Trans on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref13","first-page":"1","article-title":"Graph-based transistor network generation method for supergate design","author":"possani","year":"2015","journal-title":"IEEE Trans on Very Large Scale Integration (VLSI) Systems"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1970353.1970369"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.881052"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2199759"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/16.887014"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2007.891303"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2040094"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"548","DOI":"10.1109\/TVLSI.2013.2252031","article-title":"Parasitics-aware design of symmetric and asymmetric gate-workfunction FinFET SRAMs","volume":"22","author":"bhojand","year":"2014","journal-title":"IEEE Trans on Very Large Scale Integration (VLSI) Systems"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2283235"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2193129"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131469"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2097310"}],"event":{"name":"2016 IEEE 7th Latin American Symposium on Circuits & Systems (LASCAS)","start":{"date-parts":[[2016,2,28]]},"location":"Florianopolis","end":{"date-parts":[[2016,3,2]]}},"container-title":["2016 IEEE 7th Latin American Symposium on Circuits & Systems (LASCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7447194\/7450986\/07451051.pdf?arnumber=7451051","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T11:00:48Z","timestamp":1498302048000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7451051\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,2]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/lascas.2016.7451051","relation":{},"subject":[],"published":{"date-parts":[[2016,2]]}}}