{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T20:31:48Z","timestamp":1729629108414,"version":"3.28.0"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,2]]},"DOI":"10.1109\/lascas.2016.7451065","type":"proceedings-article","created":{"date-parts":[[2016,4,14]],"date-time":"2016-04-14T16:19:48Z","timestamp":1460650788000},"page":"283-286","source":"Crossref","is-referenced-by-count":3,"title":["Reduced power consumption in the FPGA-based Universal Link for LVDS communications"],"prefix":"10.1109","author":[{"given":"Luis","family":"Sanchez","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Giancarlo","family":"Patino","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Victor","family":"Murray","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"James","family":"Lyke","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","article-title":"Towards a FPGA-based universal link for LVDS communications: A first approach","author":"patino","year":"2014","journal-title":"XX International IBERCHIP Workshop"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MAES.2007.365328"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.2514\/1.I010127"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2432123"},{"journal-title":"Atlys Board Reference Manual","year":"2013","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS.2015.7250480"},{"key":"ref2","first-page":"193","article-title":"Design and implementation of a highspeed LVDS data acquisition system based on virtex-5 FPGA","volume":"568","author":"wu","year":"2014","journal-title":"Applied Mechanics and Materials"},{"article-title":"Programmable input\/output circuit for FPGA for use in TTL, GTL, GTLP, LVPECL and LVDS circuits","year":"2001","author":"menon","key":"ref1"}],"event":{"name":"2016 IEEE 7th Latin American Symposium on Circuits & Systems (LASCAS)","start":{"date-parts":[[2016,2,28]]},"location":"Florianopolis, Brazil","end":{"date-parts":[[2016,3,2]]}},"container-title":["2016 IEEE 7th Latin American Symposium on Circuits & Systems (LASCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7447194\/7450986\/7451065.pdf?arnumber=7451065","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,9,29]],"date-time":"2016-09-29T20:18:13Z","timestamp":1475180293000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7451065\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,2]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/lascas.2016.7451065","relation":{},"subject":[],"published":{"date-parts":[[2016,2]]}}}