{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T22:08:31Z","timestamp":1725487711108},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,2]]},"DOI":"10.1109\/lascas.2016.7451083","type":"proceedings-article","created":{"date-parts":[[2016,4,14]],"date-time":"2016-04-14T20:19:48Z","timestamp":1460665188000},"page":"355-358","source":"Crossref","is-referenced-by-count":0,"title":["Optimizing cell area by applying an alternative transistor folding technique in an open source physical synthesis CAD tool"],"prefix":"10.1109","author":[{"given":"Gustavo H.","family":"Smaniotto","sequence":"first","affiliation":[]},{"given":"Joao J. S.","family":"Machado","sequence":"additional","affiliation":[]},{"given":"Matheus T.","family":"Moreira","sequence":"additional","affiliation":[]},{"given":"Adriel M.","family":"Ziesemer","sequence":"additional","affiliation":[]},{"given":"Felipe S.","family":"Marques","sequence":"additional","affiliation":[]},{"given":"Leomar S.","family":"da Rosa","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/266021.266199"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1998.144256"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.2013.6644854"},{"article-title":"SIS: A system for sequential circuit synthesis","year":"1992","author":"sentovich","key":"ref13"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS.2014.6820314"},{"journal-title":"ASTRAN-automatic Synthesis of Transistor Networks","year":"0","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2009.5410924"},{"key":"ref5","first-page":"1","article-title":"Automated Sythesis of Cell Libraries for Asyncrhonuos Circuits","author":"moreira","year":"2014","journal-title":"Symposium on Integrated Circuits and Systems Design"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2269680"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2013.07.087"},{"key":"ref2","first-page":"125","article-title":"Síntese Automática do Leioute de Redes de Trasistores","author":"ziesemer","year":"2014"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.74"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1155\/2001\/96353"}],"event":{"name":"2016 IEEE 7th Latin American Symposium on Circuits & Systems (LASCAS)","start":{"date-parts":[[2016,2,28]]},"location":"Florianopolis","end":{"date-parts":[[2016,3,2]]}},"container-title":["2016 IEEE 7th Latin American Symposium on Circuits & Systems (LASCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7447194\/7450986\/07451083.pdf?arnumber=7451083","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,9,30]],"date-time":"2016-09-30T00:18:35Z","timestamp":1475194715000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7451083\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,2]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/lascas.2016.7451083","relation":{},"subject":[],"published":{"date-parts":[[2016,2]]}}}