{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T17:06:44Z","timestamp":1774717604612,"version":"3.50.1"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,2]]},"DOI":"10.1109\/lascas.2017.7948051","type":"proceedings-article","created":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T17:26:29Z","timestamp":1497979589000},"page":"1-4","source":"Crossref","is-referenced-by-count":9,"title":["A 0.45 V, 93 pW temperature-compensated CMOS voltage reference"],"prefix":"10.1109","author":[{"given":"Arthur Campos","family":"de Oliveira","sequence":"first","affiliation":[]},{"given":"David","family":"Cordova","sequence":"additional","affiliation":[]},{"given":"Hamilton Duarte","family":"Klimach","sequence":"additional","affiliation":[]},{"given":"Sergio","family":"Bampi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2092997"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1049\/el.2009.3705"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511803840"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2340576"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2206683"},{"key":"ref8","article-title":"A 0.3 V, High-PSRR, Picowatt NMOS-Only Voltage Reference using Zero-Vt Active Loads","author":"cordova","year":"0"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS.2016.7451060"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2004.842059"},{"key":"ref9","first-page":"1","article-title":"A 114-pW PMOS-only, trim-free voltage reference with 0.26% within-wafer inaccuracy for nW systems","author":"dong","year":"0"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1979.1051218"}],"event":{"name":"2017 IEEE 8th Latin American Symposium on Circuits & Systems (LASCAS)","location":"Bariloche, Argentina","start":{"date-parts":[[2017,2,20]]},"end":{"date-parts":[[2017,2,23]]}},"container-title":["2017 IEEE 8th Latin American Symposium on Circuits & Systems (LASCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7940150\/7948034\/07948051.pdf?arnumber=7948051","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,10,2]],"date-time":"2017-10-02T23:37:21Z","timestamp":1506987441000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7948051\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,2]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/lascas.2017.7948051","relation":{},"subject":[],"published":{"date-parts":[[2017,2]]}}}