{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T11:42:11Z","timestamp":1725709331136},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,2]]},"DOI":"10.1109\/lascas.2017.7948058","type":"proceedings-article","created":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T17:26:29Z","timestamp":1497979589000},"page":"1-4","source":"Crossref","is-referenced-by-count":2,"title":["Design of residue generators with CLA\/compressor trees and multi-bit EAC"],"prefix":"10.1109","author":[{"given":"Piotr","family":"Patronik","sequence":"first","affiliation":[]},{"given":"Stanislaw J.","family":"Piestrak","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2005.857090"},{"key":"ref11","first-page":"460","article-title":"Binary-to-RNS conversion units for moduli {2n± 3}","author":"matutino","year":"0"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5937843"},{"key":"ref13","first-page":"1","article-title":"Method for designing modulo 2n± k binary-to-RNS converters","author":"pettenghi","year":"0"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2246211"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2314174"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1997.621555"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:19981948"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1093\/comjnl\/47.1.93"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/82.475251"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1984.1085465"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/12.250610"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1994.331962"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1994.408978"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2002.1002515"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1142\/S021812669900013X"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2015.2484118"},{"journal-title":"Residue Arithmetic and its Application to Computer Technology","year":"1967","author":"szab\u00f3","key":"ref1"},{"key":"ref9","first-page":"87","article-title":"High-speed memoryless binary\/residue converter","author":"czyzak","year":"0"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1023\/A:1015333103608"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/12.980018"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/82.142036"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/12.660163"}],"event":{"name":"2017 IEEE 8th Latin American Symposium on Circuits & Systems (LASCAS)","start":{"date-parts":[[2017,2,20]]},"location":"Bariloche, Argentina","end":{"date-parts":[[2017,2,23]]}},"container-title":["2017 IEEE 8th Latin American Symposium on Circuits & Systems (LASCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7940150\/7948034\/07948058.pdf?arnumber=7948058","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,7,12]],"date-time":"2017-07-12T00:03:05Z","timestamp":1499817785000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7948058\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,2]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/lascas.2017.7948058","relation":{},"subject":[],"published":{"date-parts":[[2017,2]]}}}