{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T10:56:16Z","timestamp":1725533776603},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,2]]},"DOI":"10.1109\/lascas.2017.7948060","type":"proceedings-article","created":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T21:26:29Z","timestamp":1497993989000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["Asymmetrical length biasing for energy efficient digital circuits"],"prefix":"10.1109","author":[{"given":"Francisco","family":"Veirano","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fernando","family":"Silveira","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lirida","family":"Naviner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/JSSC.2008.917505"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/ECCTD.2011.6043407"},{"year":"0","author":"veirano","article-title":"Pushing Minimum Energy Limits by Optimal Asymmetrical Back Plane Biasing in 28nm UTBB FD-SOI","key":"ref12"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1145\/2627369.2631640"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/ISCAS.2009.5118319"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/TVLSI.2008.2005413"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/JSSC.2013.2295977"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/JSSC.2016.2519386"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/TED.2011.2155658"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/JPROC.2009.2034476"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/JSSC.2006.891726"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/JSSC.2005.852162"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/JSSC.2004.837945"}],"event":{"name":"2017 IEEE 8th Latin American Symposium on Circuits & Systems (LASCAS)","start":{"date-parts":[[2017,2,20]]},"location":"Bariloche, Argentina","end":{"date-parts":[[2017,2,23]]}},"container-title":["2017 IEEE 8th Latin American Symposium on Circuits & Systems (LASCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7940150\/7948034\/07948060.pdf?arnumber=7948060","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,7,12]],"date-time":"2017-07-12T04:24:13Z","timestamp":1499833453000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7948060\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,2]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/lascas.2017.7948060","relation":{},"subject":[],"published":{"date-parts":[[2017,2]]}}}