{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,17]],"date-time":"2024-08-17T05:09:27Z","timestamp":1723871367899},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,2]]},"DOI":"10.1109\/lascas.2017.7948063","type":"proceedings-article","created":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T21:26:29Z","timestamp":1497993989000},"source":"Crossref","is-referenced-by-count":8,"title":["Applying lockstep in dual-core ARM Cortex-A9 to mitigate radiation-induced soft errors"],"prefix":"10.1109","author":[{"given":"Adria Barros","family":"de Oliveira","sequence":"first","affiliation":[]},{"given":"Lucas Antunes","family":"Tambara","sequence":"additional","affiliation":[]},{"given":"Fernanda Lima","family":"Kastensmidt","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"2261","article-title":"Fast Context Reloading Lockstep Approach for SEUs Mitigation in a FPGA Soft Core Processor","author":"gomes-conejo","year":"2013","journal-title":"IECON"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.55"},{"key":"ref12","year":"0","journal-title":"ARM Architecture Reference Manual ARMv7-A and ARMv7-R ed"},{"key":"ref13","first-page":"38","article-title":"How to Use Interrupts on the Zynq SoC","author":"taylor","year":"2014","journal-title":"Xcell Journal"},{"key":"ref4","year":"2015","journal-title":"Cyclone V SoC Development Board Reference Manual"},{"key":"ref3","year":"2016","journal-title":"Zynq-7000 All Programmable SoC Technical Reference Manual UG585 (v1 3)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2671181"},{"key":"ref5","first-page":"2008","year":"0","journal-title":"Cortex-A9 Technical Reference Manual Revision r2p2"},{"key":"ref8","first-page":"352","author":"reorda","year":"2009","journal-title":"A low-cost SEE mitigation solution for soft-processors embedded in Systems on Programmable Chips"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2008.2000839"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/2.191981"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-06340-9"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2011.2134054"}],"event":{"name":"2017 IEEE 8th Latin American Symposium on Circuits & Systems (LASCAS)","location":"Bariloche, Argentina","start":{"date-parts":[[2017,2,20]]},"end":{"date-parts":[[2017,2,23]]}},"container-title":["2017 IEEE 8th Latin American Symposium on Circuits & Systems (LASCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7940150\/7948034\/07948063.pdf?arnumber=7948063","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,27]],"date-time":"2017-06-27T23:56:24Z","timestamp":1498607784000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7948063\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,2]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/lascas.2017.7948063","relation":{},"subject":[],"published":{"date-parts":[[2017,2]]}}}