{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T17:30:41Z","timestamp":1725557441093},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,2]]},"DOI":"10.1109\/lascas.2017.7948064","type":"proceedings-article","created":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T21:26:29Z","timestamp":1497993989000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["Evaluating the efficiency of using TMR in the high-level synthesis design flow of SRAM-based FPGA"],"prefix":"10.1109","author":[{"given":"Andre","family":"Flores dos Santos","sequence":"first","affiliation":[]},{"given":"Lucas Antunes","family":"Tambara","sequence":"additional","affiliation":[]},{"given":"Fernanda Lima","family":"Kastensmidt","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Xilinx Vivado Design Suite User Guide - High-Level Synthesis","year":"2014","key":"ref4"},{"key":"ref3","article-title":"Functional Triple Modular Redundancy (FTMR)","author":"habinc","year":"2002","journal-title":"Gaisler Research Design and Assessment Report FPGA-003-01"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718388"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-30481-6_11"},{"key":"ref7","article-title":"Analyzing Reliability and Performance Trade-offs of HLS-based Designs in SRAM-based FPGAs under Soft Errors","author":"tambara","year":"2016","journal-title":"IEEE Transactions on Nuclear Science"},{"key":"ref2","article-title":"Triple Module Redundancy Design Techniques for Virtex FPGAs","author":"carmichael","year":"2006","journal-title":"Xilinx Application Note XAPP197"},{"journal-title":"Fault-Tolerance Techniques for SRAM-based FPGAs","year":"2006","author":"kastensmidt","key":"ref1"}],"event":{"name":"2017 IEEE 8th Latin American Symposium on Circuits & Systems (LASCAS)","start":{"date-parts":[[2017,2,20]]},"location":"Bariloche, Argentina","end":{"date-parts":[[2017,2,23]]}},"container-title":["2017 IEEE 8th Latin American Symposium on Circuits & Systems (LASCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7940150\/7948034\/07948064.pdf?arnumber=7948064","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,7,12]],"date-time":"2017-07-12T04:00:27Z","timestamp":1499832027000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7948064\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,2]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/lascas.2017.7948064","relation":{},"subject":[],"published":{"date-parts":[[2017,2]]}}}