{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T21:59:25Z","timestamp":1725400765807},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,2]]},"DOI":"10.1109\/lascas.2017.7948093","type":"proceedings-article","created":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T21:26:29Z","timestamp":1497993989000},"page":"1-4","source":"Crossref","is-referenced-by-count":2,"title":["Low cost rollback to improve fault-tolerance in VLSI circuits"],"prefix":"10.1109","author":[{"given":"Thierry","family":"Bonnoit","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nacer-Eddine","family":"Zergainoh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Nicolaidis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Raoul","family":"Velazco","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"297","article-title":"Fault-Tolerance for High-Performance Multi-Module VLSI Systems Using Micro Rollback","author":"tremblay and","year":"1989","journal-title":"Advanced Research in VLSI Proc of the Decennial Caltech Conf on VLSI"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1049\/el.2014.3508"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2089657"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337199"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/12.464388"},{"journal-title":"Process Integration Devices and Structures","article-title":"ITRS: International Technology Roadmap for Semiconductors","year":"2012","key":"ref15"},{"key":"ref4","first-page":"897","article-title":"A low-cost concurrent error detection technique for processor control logic","author":"vemu","year":"2008","journal-title":"Proc DATE"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2007.910125"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2014.2388358"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2012.06.149"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2014.6873678"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2250581"},{"key":"ref2","first-page":"714","article-title":"A Detailed Characterization of Errors in Logic Circuits due to Single-Event Transients","author":"rao and","year":"2015","journal-title":"Proc Euromicro Conf Digital System Design"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.69"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2002.1039689"}],"event":{"name":"2017 IEEE 8th Latin American Symposium on Circuits & Systems (LASCAS)","start":{"date-parts":[[2017,2,20]]},"location":"Bariloche, Argentina","end":{"date-parts":[[2017,2,23]]}},"container-title":["2017 IEEE 8th Latin American Symposium on Circuits & Systems (LASCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7940150\/7948034\/07948093.pdf?arnumber=7948093","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,27]],"date-time":"2017-06-27T23:54:29Z","timestamp":1498607669000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7948093\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,2]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/lascas.2017.7948093","relation":{},"subject":[],"published":{"date-parts":[[2017,2]]}}}