{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T14:21:26Z","timestamp":1725805286156},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,2]]},"DOI":"10.1109\/lascas.2017.7948103","type":"proceedings-article","created":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T21:26:29Z","timestamp":1497993989000},"page":"1-4","source":"Crossref","is-referenced-by-count":4,"title":["A comparison of asynchronous QDI templates using static logic"],"prefix":"10.1109","author":[{"given":"Ricardo A.","family":"Guazzelli","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Matheus T.","family":"Moreira","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ney L. V.","family":"Calazans","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/SBCCI.2012.6344444"},{"year":"2001","author":"spars?and","journal-title":"Principles of Asynchronous Circuit Design A System Perspective","key":"ref3"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/JPROC.2009.2035449"},{"key":"ref6","first-page":"11","article-title":"Design for Testability of Sleep Convention Logic","author":"parsan","year":"2015","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/ASAP.1996.542821"},{"year":"2016","author":"chong","journal-title":"Sense Amplifier Half-Buffer (SAHB) A Low-Power High-Performance Asynchronous Logic QDI Cell Template","key":"ref8"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1049\/iet-cds.2014.0103"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/JPROC.2006.875789"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/ASYNC.2014.15"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1017\/CBO9780511674730"}],"event":{"name":"2017 IEEE 8th Latin American Symposium on Circuits & Systems (LASCAS)","start":{"date-parts":[[2017,2,20]]},"location":"Bariloche, Argentina","end":{"date-parts":[[2017,2,23]]}},"container-title":["2017 IEEE 8th Latin American Symposium on Circuits & Systems (LASCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7940150\/7948034\/07948103.pdf?arnumber=7948103","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,27]],"date-time":"2017-06-27T23:50:58Z","timestamp":1498607458000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7948103\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,2]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/lascas.2017.7948103","relation":{},"subject":[],"published":{"date-parts":[[2017,2]]}}}