{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,18]],"date-time":"2026-07-18T23:51:11Z","timestamp":1784418671005,"version":"3.55.0"},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,2]]},"DOI":"10.1109\/lascas.2017.7948104","type":"proceedings-article","created":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T17:26:29Z","timestamp":1497979589000},"page":"1-4","source":"Crossref","is-referenced-by-count":4,"title":["High density emerging resistive memories: What are the limits?"],"prefix":"10.1109","author":[{"given":"A.","family":"Levisse","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"B.","family":"Giraud","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"J. P.","family":"Noel","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"M.","family":"Moreau","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"J. M.","family":"Portal","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7046995"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757460"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746281"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2230515"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757457"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479146"},{"key":"ref16","article-title":"Three-Dimensional 4F2 ReRAM Cell with CMOS Logic Compatible Process","author":"wang","year":"2010","journal-title":"IEDM Tech Dig"},{"key":"ref17","article-title":"Three-Dimensional 4F2 ReRAM With Vertical BJT Driver by CMOS Logic Compatible Process","author":"wang","year":"2011","journal-title":"IEDM Tech Dig"},{"key":"ref18","article-title":"Highly Compact IT-IR Architecture (4F2 Footprint) Involving Fully CMOS Compatible Vertical GAA Nano-Pillar Transistors and Oxide-Based RRAM Cells Exhibiting Excellent NVM Properties and Ultra-Low Power Operation","author":"wang","year":"2012","journal-title":"IEDM Tech Dig"},{"key":"ref19","article-title":"A 130.7-mm 2-Layer 32-Gb ReRAM Memory Device in 24-nm Technology","author":"liu","year":"2014","journal-title":"JSSC"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2016.7495296"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2352293"},{"key":"ref27","article-title":"256 Gb 3 b\/Cell V-NAND Flash Memory With 48 Stacked WL Layers","author":"kang","year":"2016","journal-title":"JSSC"},{"key":"ref3","article-title":"Highly reliable MIX MLC NAND flash memory cell with novel active air-gap and p+ poly process integration technologies","author":"seo","year":"2013","journal-title":"IEDM Tech Dig"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.7873\/DATE2014.282"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428079"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070050"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2016.2590142"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2016.7542072"},{"key":"ref9","article-title":"Metal-Oxide RRAM","author":"wong","year":"2012","journal-title":"Proc of the IEEE"},{"key":"ref1","article-title":"The bleak future of NAND flash memory","author":"grupp","year":"2012","journal-title":"FAST"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2215121"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2016.2594190"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131654"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/NVMTS.2015.7457426"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865157"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2015.7150272"},{"key":"ref25","article-title":"Capacitor based SneakPath compensation circuit for transistor-less ReRAM architectures","author":"levisse","year":"2016","journal-title":"NANOARCH Tech Dig"}],"event":{"name":"2017 IEEE 8th Latin American Symposium on Circuits & Systems (LASCAS)","location":"Bariloche, Argentina","start":{"date-parts":[[2017,2,20]]},"end":{"date-parts":[[2017,2,23]]}},"container-title":["2017 IEEE 8th Latin American Symposium on Circuits & Systems (LASCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7940150\/7948034\/07948104.pdf?arnumber=7948104","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,27]],"date-time":"2017-06-27T19:55:39Z","timestamp":1498593339000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7948104\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,2]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/lascas.2017.7948104","relation":{},"subject":[],"published":{"date-parts":[[2017,2]]}}}