{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T04:34:56Z","timestamp":1729658096171,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,2]]},"DOI":"10.1109\/lascas.2017.7948107","type":"proceedings-article","created":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T21:26:29Z","timestamp":1497993989000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["Optimization opportunities in RRAM-based FPGA architectures"],"prefix":"10.1109","author":[{"given":"Xifan","family":"Tang","sequence":"first","affiliation":[]},{"given":"Giovanni","family":"De Micheli","sequence":"additional","affiliation":[]},{"given":"Pierre-Emmanuel","family":"Gaillardon","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-007-0141-y"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1331897.1331902"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2004.1393249"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1063\/1.1697872"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/SISPAD.2014.6931558"},{"journal-title":"Stratix IV Device Handbook Version SIV5V1-1 1","year":"2008","author":"altera","key":"ref15"},{"journal-title":"Logic Synthesis and Optimization Benchmarks User Guide Version 3 0","year":"1991","author":"yang","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145708"},{"journal-title":"University of California in Berkeley ABC A System for Squential Synthesis and Verification","year":"0","key":"ref18"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2014.7082777"},{"key":"ref3","first-page":"94","article-title":"GMS: Generic Memristive Structure for Non-Volatile FPGAs","author":"gaillardon","year":"2012","journal-title":"IEEE\/IFIP VLSI-SoC"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2528079"},{"key":"ref5","first-page":"174","article-title":"Accurate Power Analysis for Near-Vi RRAM-based FPGA","author":"tang","year":"2015","journal-title":"IEEE FPL"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30117-2_16"},{"journal-title":"Architecture and CAD for Deep-Submicron FPGAs","year":"1998","author":"betz","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2259512"},{"key":"ref1","first-page":"2023","article-title":"FPGA Based on Integration of CMOS and RRAM","volume":"19","author":"tanachutiwat","year":"2010","journal-title":"IEEE TVLSI"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"1951","DOI":"10.1109\/JPROC.2012.2190369","article-title":"Metal-Oxide RRAM","volume":"100","author":"wong","year":"2012","journal-title":"Proceedings of the IEEE"}],"event":{"name":"2017 IEEE 8th Latin American Symposium on Circuits & Systems (LASCAS)","start":{"date-parts":[[2017,2,20]]},"location":"Bariloche, Argentina","end":{"date-parts":[[2017,2,23]]}},"container-title":["2017 IEEE 8th Latin American Symposium on Circuits & Systems (LASCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7940150\/7948034\/07948107.pdf?arnumber=7948107","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,26]],"date-time":"2019-09-26T11:18:54Z","timestamp":1569496734000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7948107\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,2]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/lascas.2017.7948107","relation":{},"subject":[],"published":{"date-parts":[[2017,2]]}}}