{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,2]],"date-time":"2026-09-02T17:56:29Z","timestamp":1788371789401,"version":"build-2803163510"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,2]]},"DOI":"10.1109\/lascas.2018.8399915","type":"proceedings-article","created":{"date-parts":[[2018,7,16]],"date-time":"2018-07-16T18:30:43Z","timestamp":1531765843000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["Reducing the amount of transistors by gate merging"],"prefix":"10.1109","author":[{"given":"Luciana","family":"Mendes da Silva","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Guilherme","family":"Bontorin","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ricardo","family":"Reis","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.1013899"},{"key":"ref11","year":"2015","journal-title":"ELlS website"},{"key":"ref12","author":"ziesemer","year":"2014","journal-title":"Síntese Automática do Leiaute de Redes de Transistores"},{"key":"ref13","year":"2014","journal-title":"ITC'99 Benchmarks website"},{"key":"ref14","year":"2014","journal-title":"ISCAS99 Benchmarks website"},{"key":"ref4","author":"reis","year":"0","journal-title":"Design Automation of Transistor Networks a new Challenge 2011 IEEE International Symposium of Circuits and Systems (ISCAS)"},{"key":"ref3","author":"schneider","year":"2007","journal-title":"Building transistor-level networks following the lower bound on the number of stacked switches Dissertation PPGC"},{"key":"ref6","author":"amar\u00fa","year":"2014","journal-title":"Majority-Inverter Graph A Novel Data-Structure and Algorithms for Efficient Logic Optimization Proceedings of Design Automation Conference (DAC)"},{"key":"ref5","author":"mishchenko","year":"2015","journal-title":"FRAIGs A unifying representation for logic synthesis and verification"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2013.6509585"},{"key":"ref7","author":"cohn","year":"1961","journal-title":"Axiomatic Majority-Decision Logic IRE Transactions on Electronic Computers"},{"key":"ref2","author":"reis","year":"2001","journal-title":"Concepçáo de Circuitos Integrados"},{"key":"ref1","author":"rabey","year":"2003","journal-title":"Digital Integrated Circuits A Design Perspective Captulo 4 The Wire"},{"key":"ref9","year":"2015","journal-title":"ABC Logic Synthesis Tool"}],"event":{"name":"2018 IEEE 9th Latin American Symposium on Circuits & Systems (LASCAS)","location":"Puerto Vallarta","start":{"date-parts":[[2018,2,25]]},"end":{"date-parts":[[2018,2,28]]}},"container-title":["2018 IEEE 9th Latin American Symposium on Circuits & Systems (LASCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8392643\/8399896\/08399915.pdf?arnumber=8399915","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T09:12:57Z","timestamp":1643188377000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8399915\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,2]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/lascas.2018.8399915","relation":{},"subject":[],"published":{"date-parts":[[2018,2]]}}}