{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T09:31:02Z","timestamp":1730280662384,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,2]]},"DOI":"10.1109\/lascas.2018.8399921","type":"proceedings-article","created":{"date-parts":[[2018,7,30]],"date-time":"2018-07-30T17:45:34Z","timestamp":1532972734000},"page":"1-4","source":"Crossref","is-referenced-by-count":3,"title":["A design flow of asynchronous burst-mode circuits without fundamental-mode timing assumption"],"prefix":"10.1109","author":[{"given":"Higor A.","family":"Delsoto","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Duarte L.","family":"Oliveira","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lucas","family":"Santana","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lester A.","family":"Faria","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Synthesis of self-timed VLSI circuits from graph-theoretic specifications","year":"1987","author":"chu","key":"ref4"},{"journal-title":"Synthesis and testing of bounded wire delay asynchronous circuits from signal transition graphs","year":"1992","author":"lavagno","key":"ref3"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998294"},{"journal-title":"Automatic synthesis of burst-mode asynchronous controllers","year":"1993","author":"nowick","key":"ref6"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1587\/transfun.E93.A.2590"},{"key":"ref5","first-page":"315","article-title":"Petrify: a tool for manipulating concurrent specifications and synthesis of asynchronous controllers","volume":"e80 d","author":"cortadella","year":"1997","journal-title":"IEICE Trans on Information and Systems"},{"journal-title":"Synthesis and Verification of Asynchronous Circuits from Graph Specifications","year":"1992","author":"moon","key":"ref12"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/43.743711"},{"key":"ref7","article-title":"Minimalist: An environment for the synthesis, verification and testability of burst-mode asynchronous machines","author":"fuhrer","year":"1999","journal-title":"Tech Rep TR-CUCS-020–99"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/5.362752"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/92.736138"},{"journal-title":"Asynchronous Circuit Design","year":"2004","author":"myers","key":"ref1"}],"event":{"name":"2018 IEEE 9th Latin American Symposium on Circuits & Systems (LASCAS)","start":{"date-parts":[[2018,2,25]]},"location":"Puerto Vallarta","end":{"date-parts":[[2018,2,28]]}},"container-title":["2018 IEEE 9th Latin American Symposium on Circuits & Systems (LASCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8392643\/8399896\/08399921.pdf?arnumber=8399921","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T13:09:19Z","timestamp":1643202559000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8399921\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,2]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/lascas.2018.8399921","relation":{},"subject":[],"published":{"date-parts":[[2018,2]]}}}