{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,25]],"date-time":"2025-12-25T07:25:14Z","timestamp":1766647514438,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,2]]},"DOI":"10.1109\/lascas.2018.8399938","type":"proceedings-article","created":{"date-parts":[[2018,7,16]],"date-time":"2018-07-16T18:30:43Z","timestamp":1531765843000},"page":"1-4","source":"Crossref","is-referenced-by-count":8,"title":["Exploring power-performance-quality tradeoff of approximate adders for energy efficient sobel filtering"],"prefix":"10.1109","author":[{"given":"Leonardo B.","family":"Soares","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Morgana M. A.","family":"da Rosa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Claudio M.","family":"Diniz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eduardo A. C.","family":"da Costa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sergio","family":"Bampi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1960.5219822"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1080\/00207210701685253"},{"key":"ref12","first-page":"472","article-title":"Implementation of sobel edge detection on fpga","volume":"3","author":"anusha","year":"2012","journal-title":"International Journal of Computer Trends and Technology"},{"key":"ref13","first-page":"20","article-title":"Sobel edge detection using parallel architecture based on fpga","volume":"3","author":"sanduja","year":"2012","journal-title":"International Journal of Applied Information Systems (IJAIS)"},{"key":"ref14","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-642-31494-0_34","article-title":"A fast fpga based architecture for sobel edge detection","author":"halder","year":"2012","journal-title":"Proceedings of the 16th international conference on Progress in VLSI Design and Test"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/SIU.2015.7130211"},{"key":"ref16","first-page":"9775","article-title":"A study of vhdl implementation of fast sobel edge detection algorithm","volume":"4","author":"joshi","year":"2016","journal-title":"International Journal of Innovative Research in Computer and Communication Engineering"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1051\/itmconf\/20171108001"},{"key":"ref18","article-title":"A fpga based implementation of sobel edge detection","author":"nausheena","year":"0","journal-title":"Microprocessors and Microsystems 2017"},{"key":"ref19","first-page":"239","article-title":"A fpga based implementation of sobel edge detection","volume":"4","author":"prema","year":"2017","journal-title":"International Research Journal of Engineering and Technology (IRJET)"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"1225","DOI":"10.1109\/TVLSI.2009.2020591","article-title":"Design of low-power high-speed truncation-error-tolerant adder and its application in digital signal processing","volume":"18","author":"zhu","year":"2010","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2217962"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1675982"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2001.930122"},{"key":"ref8","article-title":"Parallel prefix han-carlson adder","author":"gedam","year":"2014","journal-title":"International Journal of Research in Engineering and Applied Sciences ISSN (Print)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1973.5009159"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS.2016.7451089"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2013.6569370"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/322217.322232"}],"event":{"name":"2018 IEEE 9th Latin American Symposium on Circuits & Systems (LASCAS)","start":{"date-parts":[[2018,2,25]]},"location":"Puerto Vallarta","end":{"date-parts":[[2018,2,28]]}},"container-title":["2018 IEEE 9th Latin American Symposium on Circuits & Systems (LASCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8392643\/8399896\/08399938.pdf?arnumber=8399938","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,23]],"date-time":"2020-08-23T18:17:44Z","timestamp":1598206664000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8399938\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,2]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/lascas.2018.8399938","relation":{},"subject":[],"published":{"date-parts":[[2018,2]]}}}