{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T09:31:18Z","timestamp":1730280678406,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,2]]},"DOI":"10.1109\/lascas.2018.8399966","type":"proceedings-article","created":{"date-parts":[[2018,7,30]],"date-time":"2018-07-30T17:45:34Z","timestamp":1532972734000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["The functional verification of a satellite transponder"],"prefix":"10.1109","author":[{"given":"Vinicius","family":"Martins","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jerson Paulo","family":"Guex","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luciana Shiroma","family":"Montali","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wang Jiang","family":"Chau","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.894327"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1155\/2010\/196796"},{"journal-title":"Incisive Metrics Center","article-title":"Cadence","year":"2016","key":"ref10"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2017.7906749"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2660540.2661010"},{"key":"ref8","first-page":"4","article-title":"Study Case of Mixed Verification Flow to cope Analog Mixed Signal Mismatch Integration","volume":"1","author":"martins","year":"2016","journal-title":"SBMICRO - WCAS"},{"journal-title":"Detector de Sinais para os Satelites do Sistema Brasileiro de Coleta de Dados usando Análise Espectral Digital","year":"2005","author":"rae","key":"ref7"},{"key":"ref2","first-page":"558","article-title":"Design and Functional Verification of A SPI Master Slave Core Using System Verilog","volume":"2","author":"aditya","year":"2012","journal-title":"International Journal of Soft Computing and Engineering"},{"key":"ref1","article-title":"System-Level Analysis for a New SBCD Transponder SoC","author":"negreiros","year":"2015","journal-title":"WCAS"},{"journal-title":"Maximizing Verification Productivity eVC Reuse Methodology (eRM)","year":"2014","author":"shvartz","key":"ref9"}],"event":{"name":"2018 IEEE 9th Latin American Symposium on Circuits & Systems (LASCAS)","start":{"date-parts":[[2018,2,25]]},"location":"Puerto Vallarta","end":{"date-parts":[[2018,2,28]]}},"container-title":["2018 IEEE 9th Latin American Symposium on Circuits & Systems (LASCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8392643\/8399896\/08399966.pdf?arnumber=8399966","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,23]],"date-time":"2020-08-23T22:18:13Z","timestamp":1598221093000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8399966\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,2]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/lascas.2018.8399966","relation":{},"subject":[],"published":{"date-parts":[[2018,2]]}}}