{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T07:26:31Z","timestamp":1725607591564},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,2,1]],"date-time":"2019-02-01T00:00:00Z","timestamp":1548979200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,2,1]],"date-time":"2019-02-01T00:00:00Z","timestamp":1548979200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,2,1]],"date-time":"2019-02-01T00:00:00Z","timestamp":1548979200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,2]]},"DOI":"10.1109\/lascas.2019.8667542","type":"proceedings-article","created":{"date-parts":[[2019,3,19]],"date-time":"2019-03-19T01:40:27Z","timestamp":1552959627000},"page":"63-66","source":"Crossref","is-referenced-by-count":4,"title":["A Low Noise Fault Tolerant Radiation Hardened 2.56 Gbps Clock-Data Recovery Circuit with High Speed Feed Forward Correction in 65 nm CMOS"],"prefix":"10.1109","author":[{"given":"Jeffrey","family":"Prinzie","sequence":"first","affiliation":[]},{"given":"Szymon","family":"Kulis","sequence":"additional","affiliation":[]},{"given":"Pedro","family":"Leitao","sequence":"additional","affiliation":[]},{"given":"Rui","family":"Francisco","sequence":"additional","affiliation":[]},{"given":"Valentijn","family":"De Smedt","sequence":"additional","affiliation":[]},{"given":"Paulo","family":"Moreira","sequence":"additional","affiliation":[]},{"given":"Paul","family":"Leroux","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2016.2616919"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2018.2812806"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2429714"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2017.2764501"},{"key":"ref8","first-page":"176","article-title":"An integral path self-calibration scheme for a 20.126.7GHz dual-loop PLL in 32nm SOI CMOS","author":"ferriss","year":"2012","journal-title":"IEEE Symp on VLSI Circuits"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5937532"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2007.910866"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2016.7844191"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2006.886044"}],"event":{"name":"2019 IEEE 10th Latin American Symposium on Circuits & Systems (LASCAS)","start":{"date-parts":[[2019,2,24]]},"location":"Armenia, Colombia","end":{"date-parts":[[2019,2,27]]}},"container-title":["2019 IEEE 10th Latin American Symposium on Circuits & Systems (LASCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8666669\/8667535\/08667542.pdf?arnumber=8667542","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T03:14:08Z","timestamp":1657854848000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8667542\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,2]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/lascas.2019.8667542","relation":{},"subject":[],"published":{"date-parts":[[2019,2]]}}}