{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,20]],"date-time":"2025-08-20T12:35:56Z","timestamp":1755693356527},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,2,1]],"date-time":"2019-02-01T00:00:00Z","timestamp":1548979200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,2,1]],"date-time":"2019-02-01T00:00:00Z","timestamp":1548979200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,2,1]],"date-time":"2019-02-01T00:00:00Z","timestamp":1548979200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,2]]},"DOI":"10.1109\/lascas.2019.8667576","type":"proceedings-article","created":{"date-parts":[[2019,3,19]],"date-time":"2019-03-19T01:40:27Z","timestamp":1552959627000},"page":"49-52","source":"Crossref","is-referenced-by-count":3,"title":["An asymmetrical bulk-modified composite MOS transistor with enhanced linearity"],"prefix":"10.1109","author":[{"given":"Alfredo","family":"Arnaud","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rafael","family":"Puyol","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alfonso","family":"Chacon-Rodriguez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Matias","family":"Miguez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Joel","family":"Gak","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.906203"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2014.2329233"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2002.1010670"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1049\/el.2016.4107"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2284002"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.880606"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1049\/el.2018.5482"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008292213687"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2003.813591"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.315"}],"event":{"name":"2019 IEEE 10th Latin American Symposium on Circuits & Systems (LASCAS)","start":{"date-parts":[[2019,2,24]]},"location":"Armenia, Colombia","end":{"date-parts":[[2019,2,27]]}},"container-title":["2019 IEEE 10th Latin American Symposium on Circuits &amp; Systems (LASCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8666669\/8667535\/08667576.pdf?arnumber=8667576","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T03:14:08Z","timestamp":1657854848000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8667576\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,2]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/lascas.2019.8667576","relation":{},"subject":[],"published":{"date-parts":[[2019,2]]}}}