{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,21]],"date-time":"2026-04-21T15:01:19Z","timestamp":1776783679208,"version":"3.51.2"},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,2,1]],"date-time":"2019-02-01T00:00:00Z","timestamp":1548979200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,2,1]],"date-time":"2019-02-01T00:00:00Z","timestamp":1548979200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,2,1]],"date-time":"2019-02-01T00:00:00Z","timestamp":1548979200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,2]]},"DOI":"10.1109\/lascas.2019.8667579","type":"proceedings-article","created":{"date-parts":[[2019,3,19]],"date-time":"2019-03-19T01:40:27Z","timestamp":1552959627000},"page":"97-100","source":"Crossref","is-referenced-by-count":11,"title":["A Low-Area Direct Memory Access Controller Architecture for a RISC-V Based Low-Power Microcontroller"],"prefix":"10.1109","author":[{"given":"Hanssel","family":"Morales","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ckristian","family":"Duran","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Elkim","family":"Roa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2008.4629990"},{"key":"ref3","first-page":"1","article-title":"?DMA: An Autonomous I\/O Subsystem for IoT End-Nodes","author":"pullini","year":"2017","journal-title":"2017 27th International Symposium on Power and Timing Modeling Optimization and Simulation (PATMOS)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/WISNET.2015.7127418"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICPCSI.2017.8392337"},{"key":"ref8","year":"1999","journal-title":"AMBA Specification Rev 2 0"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2010.5774828"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CHINACOM.2015.7498010"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"ref1","article-title":"Atmel SAM D21E \/ SAM D21G \/ SAM D21J Datasheet","volume":"9","year":"2015","journal-title":"ATMEL"}],"event":{"name":"2019 IEEE 10th Latin American Symposium on Circuits & Systems (LASCAS)","location":"Armenia, Colombia","start":{"date-parts":[[2019,2,24]]},"end":{"date-parts":[[2019,2,27]]}},"container-title":["2019 IEEE 10th Latin American Symposium on Circuits & Systems (LASCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8666669\/8667535\/08667579.pdf?arnumber=8667579","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T03:14:07Z","timestamp":1657854847000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8667579\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,2]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/lascas.2019.8667579","relation":{},"subject":[],"published":{"date-parts":[[2019,2]]}}}