{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,13]],"date-time":"2026-01-13T21:52:39Z","timestamp":1768341159184,"version":"3.49.0"},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,2]]},"DOI":"10.1109\/lascas45839.2020.9068973","type":"proceedings-article","created":{"date-parts":[[2020,4,17]],"date-time":"2020-04-17T00:28:06Z","timestamp":1587083286000},"page":"1-4","source":"Crossref","is-referenced-by-count":5,"title":["ASIC Implementation of High-Speed Adaptive Recursive Karatsuba Multiplier with Square-Root-Carry-Select-Adder"],"prefix":"10.1109","author":[{"given":"Akhilesh","family":"Naik","sequence":"first","affiliation":[]},{"given":"Debarshi","family":"Deka","sequence":"additional","affiliation":[]},{"given":"Dipankar","family":"Pal","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICGCCEE.2014.6922214"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.103"},{"key":"ref10","first-page":"437","article-title":"Design of an Efficient 128-Bit Carry Select Adder Using Bec and Variable csla Techniques","volume":"3","author":"bharathi","year":"2013","journal-title":"International Journal of Engineering Research and Applications (IJERA)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2018.8399748"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/GCCT.2015.7342650"},{"key":"ref8","first-page":"156","article-title":"Modified Carry Select Adder using Binary Adder as a BEC-1","author":"dattatraya","year":"2013","journal-title":"European Journal of Scientific Research"},{"key":"ref7","first-page":"112","article-title":"A Review of Modular Multiplication Methods and Respective Hardware Implementation","volume":"30","author":"nedjah","year":"2005","journal-title":"Informatica"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCSP.2014.6950012"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/PCITC.2015.7438066"},{"key":"ref1","first-page":"1","article-title":"Design of delay efficient modified 16 bit Wallace multiplier","author":"challa ram","year":"2016","journal-title":"2016 IEEE International Conference on Recent Trends in Electronics Information & Communication Technology (RTEICT)"}],"event":{"name":"2020 IEEE 11th Latin American Symposium on Circuits & Systems (LASCAS)","location":"San Jose, Costa Rica","start":{"date-parts":[[2020,2,25]]},"end":{"date-parts":[[2020,2,28]]}},"container-title":["2020 IEEE 11th Latin American Symposium on Circuits & Systems (LASCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9052588\/9068948\/09068973.pdf?arnumber=9068973","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,28]],"date-time":"2022-06-28T17:57:09Z","timestamp":1656439029000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9068973\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,2]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/lascas45839.2020.9068973","relation":{},"subject":[],"published":{"date-parts":[[2020,2]]}}}