{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T07:59:32Z","timestamp":1725695972657},"reference-count":18,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,2]]},"DOI":"10.1109\/lascas45839.2020.9068985","type":"proceedings-article","created":{"date-parts":[[2020,4,17]],"date-time":"2020-04-17T04:28:06Z","timestamp":1587097686000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["An IC Mixed-Signal Framework for Design, Optimization, and Verification of High-Speed Links"],"prefix":"10.1109","author":[{"given":"Gabriel","family":"Madrigal-Boza","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marco","family":"Oviedo-Hernandez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Allan","family":"Carmona-Cruz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luis A.","family":"Chavarria-Zamora","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daniel","family":"Leon-Gamboa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daniel","family":"Kohkemper","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ronny","family":"Garcia-Ramirez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alfonso","family":"Chacon-Rodriguez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Renato","family":"Rimolo-Donadio","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"0","key":"ref10","article-title":"Custom IC Compiler"},{"article-title":"SciPy: Open Source Scientific Tools for Python","year":"2019","author":"jones","key":"ref11"},{"journal-title":"Process and Device Specification XH018 – 0 18 um Modular Mixed Signal HV CMOS PDS-018-13 Release 7 0 1 XFAB Semiconductor Foundries","year":"2017","key":"ref12"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"53","DOI":"10.1007\/978-3-319-10563-5_3","author":"gimeno gasca","year":"2015","journal-title":"CMOS Continuous-Time Adaptive Equalizers for High-Speed Serial Links"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2010.5594694"},{"article-title":"CMOS Nanoelectronics Analog and RF VLSI Circuits. Chapter 9: High-Speed Serial I\/O Design for Channel-Limited and Power-Constrained Systems","year":"2011","author":"palermo","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/SaPIW.2017.7943999"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2017.2742703"},{"key":"ref18","first-page":"12","article-title":"design of an operational transconductance amplifier applying multiobjective optimization","author":"pereira-arroyo","year":"2010","journal-title":"2010 Argentine School of Micro-Nanoelectronics Technology and Applications (EAMTA) EAMTA"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/SSST.2013.6524952"},{"journal-title":"USB Specification Forum","year":"0","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.2012.6467858"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON.2013.6812042"},{"year":"2016","key":"ref8","article-title":"Advance Design System"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS.2019.8667543"},{"key":"ref2","article-title":"Package and PCB Solutions for High-Speed Data Link Applications","author":"kalantarian","year":"2008","journal-title":"M S thesis"},{"article-title":"Handbook of Serial Communication Interfaces","year":"2016","author":"frenzel","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2009.2025470"}],"event":{"name":"2020 IEEE 11th Latin American Symposium on Circuits & Systems (LASCAS)","start":{"date-parts":[[2020,2,25]]},"location":"San Jose, Costa Rica","end":{"date-parts":[[2020,2,28]]}},"container-title":["2020 IEEE 11th Latin American Symposium on Circuits & Systems (LASCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9052588\/9068948\/09068985.pdf?arnumber=9068985","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,9,30]],"date-time":"2023-09-30T01:21:43Z","timestamp":1696036903000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9068985\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,2]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/lascas45839.2020.9068985","relation":{},"subject":[],"published":{"date-parts":[[2020,2]]}}}