{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T16:16:04Z","timestamp":1759335364959,"version":"3.28.0"},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,2]]},"DOI":"10.1109\/lascas45839.2020.9069010","type":"proceedings-article","created":{"date-parts":[[2020,4,17]],"date-time":"2020-04-17T04:28:06Z","timestamp":1587097686000},"page":"1-4","source":"Crossref","is-referenced-by-count":6,"title":["Synthesis of Asynchronous State Machines from Synchronous Specifications"],"prefix":"10.1109","author":[{"given":"Duarte L.","family":"Oliveira","sequence":"first","affiliation":[]},{"given":"Gabriel C.","family":"Duarte","sequence":"additional","affiliation":[]},{"given":"Gracieth C.","family":"Batista","sequence":"additional","affiliation":[]},{"given":"Diego A.","family":"Silva","sequence":"additional","affiliation":[]},{"given":"Leonardo","family":"Romano","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268996"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.860958"},{"key":"ref12","first-page":"982","article-title":"A Fully-Automated Desynchronization Flow for Synchronous Circuits","author":"andrikos","year":"2007","journal-title":"44th ACM\/IEEE DAC"},{"key":"ref13","article-title":"Desynchronization of Digital Circuits","author":"madsen","year":"0","journal-title":"Master Of Science"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/RADIOELEK.2009.5158739"},{"article-title":"SBus: Information, Applications, and Experience","year":"1992","author":"lyle","key":"ref15"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"167","DOI":"10.1109\/43.259940","article-title":"Exact and Heuristic Algorithms for the Minimization of Incompletely Specified State Machines","volume":"13","author":"rho","year":"1994","journal-title":"IEEE Transactions on CAD of Integrated Circuits and Systems"},{"key":"ref17","article-title":"SIS: System for Sequential Circuit Synthesis","author":"sentovich","year":"1992","journal-title":"Tech Rep M92\/41 Electronic Research Laboratory College Engineering"},{"key":"ref18","first-page":"187","article-title":"Synthesis of multiple level logic from symbolic high-level description languages","author":"lin","year":"1989","journal-title":"Proc Int Conf on VLSI"},{"journal-title":"Altera","year":"0","key":"ref19"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"101","DOI":"10.1109\/43.743711","article-title":"Automatic Synthesis of Extended Burst-Mode Circuits: Part I (Specification and Hazard-.Free Implementation) and Part II (Automatic Synthesis)","volume":"18","author":"yun","year":"1999","journal-title":"IEEE Trans on CAD of integrated circuit and systems"},{"key":"ref3","article-title":"Automatic Synthesis of Burst-Mode Asynchronous Controller","author":"nowick","year":"1993","journal-title":"PhD thesis"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2013.6732276"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1155\/2008\/926851"},{"key":"ref8","first-page":"294","article-title":"A concurrent model for de-synchronization","author":"cortadella","year":"2003","journal-title":"Proc Intl Workshop on Logic Synthesis"},{"key":"ref7","first-page":"1","article-title":"Design of Asynchronous Controllers by Direct Mapping and Synchronous Specification","author":"oliveira","year":"2014","journal-title":"V Workshop WCAS"},{"journal-title":"Asynchronous Circuit Design","year":"2004","author":"myers","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2001.912621"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2004.1299296"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS.2014.6820270"}],"event":{"name":"2020 IEEE 11th Latin American Symposium on Circuits & Systems (LASCAS)","start":{"date-parts":[[2020,2,25]]},"location":"San Jose, Costa Rica","end":{"date-parts":[[2020,2,28]]}},"container-title":["2020 IEEE 11th Latin American Symposium on Circuits & Systems (LASCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9052588\/9068948\/09069010.pdf?arnumber=9069010","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,28]],"date-time":"2022-06-28T21:57:09Z","timestamp":1656453429000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9069010\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,2]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/lascas45839.2020.9069010","relation":{},"subject":[],"published":{"date-parts":[[2020,2]]}}}