{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:08:00Z","timestamp":1740100080536,"version":"3.37.3"},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,2,21]],"date-time":"2021-02-21T00:00:00Z","timestamp":1613865600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,2,21]],"date-time":"2021-02-21T00:00:00Z","timestamp":1613865600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,2,21]],"date-time":"2021-02-21T00:00:00Z","timestamp":1613865600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100002322","name":"CAPES, CNPq, and FAPERJ","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002322","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,2,21]]},"DOI":"10.1109\/lascas51355.2021.9459115","type":"proceedings-article","created":{"date-parts":[[2021,6,28]],"date-time":"2021-06-28T22:30:32Z","timestamp":1624919432000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["Non-Memoryless vs. Memoryless Hardware Architectures for Convolutional Neural Networks"],"prefix":"10.1109","author":[{"given":"Alexandre B. Z.","family":"de Franca","sequence":"first","affiliation":[]},{"given":"Fernanda D. V. R.","family":"Oliveira","sequence":"additional","affiliation":[]},{"given":"Jose Gabriel R. C.","family":"Gomes","sequence":"additional","affiliation":[]},{"given":"Nadia","family":"Nedjah","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"Reduce Power and Cost by Converting from Floating Point to Fixed Point","author":"finnerty","year":"2017","journal-title":"White Paper 491 Xilinx"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927224"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/5.726791"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.5121\/ijaia.2018.9105"},{"journal-title":"The MNIST Database of Handwritten Digits","year":"0","author":"lecun","key":"ref8"},{"journal-title":"Convolution Optimization with Zynq FP-GAs","year":"2016","author":"losh","key":"ref7"},{"key":"ref2","article-title":"Hardware-oriented Approximation of Convolutional Neural Networks","author":"gysel","year":"0","journal-title":"International Conference on Learning Representations"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062207"}],"event":{"name":"2021 IEEE 12th Latin America Symposium on Circuits and System (LASCAS)","start":{"date-parts":[[2021,2,21]]},"location":"Arequipa, Peru","end":{"date-parts":[[2021,2,24]]}},"container-title":["2021 IEEE 12th Latin America Symposium on Circuits and System (LASCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9458948\/9459110\/09459115.pdf?arnumber=9459115","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:42:43Z","timestamp":1652197363000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9459115\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2,21]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/lascas51355.2021.9459115","relation":{},"subject":[],"published":{"date-parts":[[2021,2,21]]}}}