{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T06:54:50Z","timestamp":1725692090924},"reference-count":17,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,2,21]],"date-time":"2021-02-21T00:00:00Z","timestamp":1613865600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,2,21]],"date-time":"2021-02-21T00:00:00Z","timestamp":1613865600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,2,21]]},"DOI":"10.1109\/lascas51355.2021.9459127","type":"proceedings-article","created":{"date-parts":[[2021,6,28]],"date-time":"2021-06-28T22:30:32Z","timestamp":1624919432000},"page":"1-4","source":"Crossref","is-referenced-by-count":3,"title":["Voltage Scaling Influence on the Soft Error Susceptibility of a FinFET-based Circuit"],"prefix":"10.1109","author":[{"given":"Leonardo H.","family":"Brendler","sequence":"first","affiliation":[{"name":"Instituto de Informática, PGMICRO\/PPGC - Universidade Federal do Rio Grande do Sul (UFRGS)"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alexandra L.","family":"Zimpeck","sequence":"additional","affiliation":[{"name":"Centro de Ciências Sociais e Tecnológicas - Universidade Católica de Pelotas (UCPel)"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fernanda L.","family":"Kastensmidt","sequence":"additional","affiliation":[{"name":"Instituto de Informática, PGMICRO\/PPGC - Universidade Federal do Rio Grande do Sul (UFRGS)"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cristina","family":"Meinhardt","sequence":"additional","affiliation":[{"name":"Departamento de Inform\u00e1tica e Estat\u00edstica - Universidade Federal de Santa Catarina (UFSC)"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ricardo","family":"Reis","sequence":"additional","affiliation":[{"name":"Instituto de Informática, PGMICRO\/PPGC - Universidade Federal do Rio Grande do Sul (UFRGS)"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/LATS49555.2020.9093667"},{"key":"ref11","first-page":"663","article-title":"A neutral netlist of 10 combinatorial benchmark circuits and a target translator in fortran","author":"brglez","year":"0","journal-title":"Int Symp Circuits and Systems"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1016\/j.mejo.2016.04.006"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/TNS.1982.4336490"},{"key":"ref14","article-title":"Analog-digital simulation of transient-induced logic errors and upset susceptibility of an advanced control system","author":"carreno","year":"1990","journal-title":"NASA Technical Memorandum"},{"key":"ref15","article-title":"Particle radiation in microelectronics","author":"javanainen","year":"2012","journal-title":"Research report\/Department of Physics University of Jyväskylä"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/TNS.2013.2255624"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1007\/978-3-030-53273-4_5"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1007\/978-1-4020-5646-8_1"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/TDMR.2011.2168959"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/DFT.2008.50"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/EEEI.2008.4736624"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1016\/j.microrel.2014.07.109"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/ICECS.2018.8617996"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/TNS.2011.2171994"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/IRPS.2016.7574519"},{"key":"ref9","article-title":"Circuit-level hardening techniques to mitigate soft errors in finfet logic gates","author":"zimpeck","year":"0","journal-title":"In 2019 19th European Conference on Radiation and Its Effects on Components and Systems (RADECS)"}],"event":{"name":"2021 IEEE 12th Latin America Symposium on Circuits and System (LASCAS)","start":{"date-parts":[[2021,2,21]]},"location":"Arequipa, Peru","end":{"date-parts":[[2021,2,24]]}},"container-title":["2021 IEEE 12th Latin America Symposium on Circuits and System (LASCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9458948\/9459110\/09459127.pdf?arnumber=9459127","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,3]],"date-time":"2022-08-03T00:05:17Z","timestamp":1659485117000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9459127\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2,21]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/lascas51355.2021.9459127","relation":{},"subject":[],"published":{"date-parts":[[2021,2,21]]}}}