{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,20]],"date-time":"2024-09-20T16:48:21Z","timestamp":1726850901669},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,2,21]],"date-time":"2021-02-21T00:00:00Z","timestamp":1613865600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,2,21]],"date-time":"2021-02-21T00:00:00Z","timestamp":1613865600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,2,21]],"date-time":"2021-02-21T00:00:00Z","timestamp":1613865600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,2,21]]},"DOI":"10.1109\/lascas51355.2021.9459152","type":"proceedings-article","created":{"date-parts":[[2021,6,28]],"date-time":"2021-06-28T22:30:32Z","timestamp":1624919432000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["TailoredCore: Generating Application-Specific RISC-V-based Cores"],"prefix":"10.1109","author":[{"given":"Jeferson","family":"Gonzalez-Gomez","sequence":"first","affiliation":[]},{"given":"Steven","family":"Avila-Ardon","sequence":"additional","affiliation":[]},{"given":"Jonathan","family":"Rojas-Gonzalez","sequence":"additional","affiliation":[]},{"given":"Andres","family":"Stephen-Cantillano","sequence":"additional","affiliation":[]},{"given":"Jorge","family":"Castro-Godinez","sequence":"additional","affiliation":[]},{"given":"Carlos","family":"Salazar-Garcia","sequence":"additional","affiliation":[]},{"given":"Muhammad","family":"Shafique","sequence":"additional","affiliation":[]},{"given":"Jorg","family":"Henkel","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1080\/21681724.2018.1477182"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1023\/B:IJPP.0000004508.14594.b9"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2001.902643"},{"key":"ref13","article-title":"De-signing customized ISA processors using high level synthesis","author":"skalicky","year":"0","journal-title":"Proc Int Conf Reconfig Comput FPGAs (ReConFig)"},{"key":"ref14","article-title":"The Rocket Chip Generator","author":"asanovi?","year":"2016","journal-title":"EECS Department University of California Berkeley USA"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1735970.1736044"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.8"},{"key":"ref3","article-title":"RISC-V based sound classifier intended for acoustic surveillance in protected natural environments","author":"salazar-garc\u00eda","year":"0","journal-title":"IEEE Latin American Symposium on Circuits and Systems (LASCAS"},{"journal-title":"The RISC-V Instruction Set Manual Volume I User-Level ISA Version 2 0","year":"2017","key":"ref6"},{"key":"ref5","article-title":"Chstone: A benchmark program suite for practical c-based high-level synthesis","author":"hara","year":"0","journal-title":"IEEE Int Symp on Circuits and Systems (ISCAS)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2012.2234080"},{"journal-title":"lmplementación de un microprocesador de apli-cación específica para la ejecución del algoritmo de modelos ocultos de Markov en el reconocimiento de patrones acústicos","year":"2015","author":"salazar-garc\u00eda","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2014.6742852"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/WF-IoT.2016.7845499"},{"journal-title":"Design of an application-specific instruction set processor for the sparse neural network design space","year":"2018","author":"schabel","key":"ref9"}],"event":{"name":"2021 IEEE 12th Latin America Symposium on Circuits and System (LASCAS)","start":{"date-parts":[[2021,2,21]]},"location":"Arequipa, Peru","end":{"date-parts":[[2021,2,24]]}},"container-title":["2021 IEEE 12th Latin America Symposium on Circuits and System (LASCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9458948\/9459110\/09459152.pdf?arnumber=9459152","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:42:43Z","timestamp":1652197363000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9459152\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2,21]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/lascas51355.2021.9459152","relation":{},"subject":[],"published":{"date-parts":[[2021,2,21]]}}}