{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,12]],"date-time":"2026-01-12T21:38:32Z","timestamp":1768253912083,"version":"3.49.0"},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,3,1]],"date-time":"2022-03-01T00:00:00Z","timestamp":1646092800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,3,1]],"date-time":"2022-03-01T00:00:00Z","timestamp":1646092800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,3,1]]},"DOI":"10.1109\/lascas53948.2022.9789088","type":"proceedings-article","created":{"date-parts":[[2022,6,8]],"date-time":"2022-06-08T19:43:58Z","timestamp":1654717438000},"page":"1-4","source":"Crossref","is-referenced-by-count":7,"title":["Impact of Thread Parallelism on the Soft Error Reliability of Convolution Neural Networks"],"prefix":"10.1109","author":[{"given":"Geancarlo","family":"Abich","sequence":"first","affiliation":[{"name":"PGMicro\/UFRGS, Universidade Federal do Rio Grande do Sul,Porto Alegre,Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rafael","family":"Garibotti","sequence":"additional","affiliation":[{"name":"School of Technology, Pontifical Catholic University of Rio Grande do Sul,Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jonas","family":"Gava","sequence":"additional","affiliation":[{"name":"PGMicro\/UFRGS, Universidade Federal do Rio Grande do Sul,Porto Alegre,Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ricardo","family":"Reis","sequence":"additional","affiliation":[{"name":"PGMicro\/UFRGS, Universidade Federal do Rio Grande do Sul,Porto Alegre,Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luciano","family":"Ost","sequence":"additional","affiliation":[{"name":"Wolfson School, Loughborough University,United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2018.2878387"},{"key":"ref11","author":"khoshavi","year":"2020","journal-title":"A Survey on Impact of Transient Faults on BNN Inference Accelerators"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2906155"},{"key":"ref13","author":"lai","year":"2018","journal-title":"Cmsis-nn Efficient neural network kernels for arm cortex-m cpus"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/99.660313"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2019.8920378"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1113841.1113843"},{"key":"ref17","first-page":"29","article-title":"A Systematic Methodology to Compute the Architectural Vulnerability Factors for a High-Performance Microprocessor","author":"mukherjee","year":"2003","journal-title":"Micro"},{"key":"ref18","author":"krizhevsky","year":"2009","journal-title":"Learning multiple layers of features from tiny images"},{"key":"ref19","author":"pi","year":"2021","journal-title":"Raspberry Pi 2 Model B"},{"key":"ref4","author":"tabanelli","year":"2021","journal-title":"DNN is not all you need Parallelizing Non-Neural ML Algorithms on Ultra-Low-Power IoT Processors"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1098\/rsta.2019.0155"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS49266.2020.9294938"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS49266.2020.9294951"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3126908.3126964"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3097981"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.2983648"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.dcan.2017.10.002"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3195997"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090716"}],"event":{"name":"2022 IEEE 13th Latin America Symposium on Circuits and System (LASCAS)","location":"Puerto Varas, Chile","start":{"date-parts":[[2022,3,1]]},"end":{"date-parts":[[2022,3,4]]}},"container-title":["2022 IEEE 13th Latin America Symposium on Circuits and System (LASCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9789038\/9789039\/09789088.pdf?arnumber=9789088","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,11]],"date-time":"2022-07-11T20:03:37Z","timestamp":1657569817000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9789088\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,3,1]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/lascas53948.2022.9789088","relation":{},"subject":[],"published":{"date-parts":[[2022,3,1]]}}}