{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,14]],"date-time":"2026-01-14T19:38:45Z","timestamp":1768419525325,"version":"3.49.0"},"reference-count":13,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,2,27]],"date-time":"2023-02-27T00:00:00Z","timestamp":1677456000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,2,27]],"date-time":"2023-02-27T00:00:00Z","timestamp":1677456000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,2,27]]},"DOI":"10.1109\/lascas56464.2023.10108234","type":"proceedings-article","created":{"date-parts":[[2023,5,1]],"date-time":"2023-05-01T14:23:41Z","timestamp":1682951021000},"page":"1-4","source":"Crossref","is-referenced-by-count":3,"title":["Design and Evaluation of Inexact Computation based Systolic Array for Convolution"],"prefix":"10.1109","author":[{"given":"Sai Karthik","family":"Nandigama","sequence":"first","affiliation":[{"name":"IIIT-B,India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H C","family":"Prashanth","sequence":"additional","affiliation":[{"name":"IIIT-B,India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Madhav","family":"Rao","sequence":"additional","affiliation":[{"name":"IIIT-B,India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783720"},{"key":"ref11","first-page":"431","article-title":"Design and evaluation of in-exact compressor based approximate multipliers","author":"prashanth","year":"2022","journal-title":"Proceedings of the Great Lakes Symposium on VLSI 2022"},{"key":"ref10","year":"0"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9180867"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830409"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/SiPS47522.2019.9020404"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2015.7180604"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.46300\/9108.2021.15.1"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2014.6881482"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"647","DOI":"10.1109\/DSD.2019.00102","article-title":"Design and implementation of a low-power, embedded cnn accelerator on a low-end fpga","author":"khabbazan","year":"2019","journal-title":"2019 22nd Euromicro Conference on Digital System Design (DSD)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.1994.134"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3081818"}],"event":{"name":"2023 IEEE 14th Latin America Symposium on Circuits and Systems (LASCAS)","location":"Quito, Ecuador","start":{"date-parts":[[2023,2,28]]},"end":{"date-parts":[[2023,3,3]]}},"container-title":["2023 IEEE 14th Latin America Symposium on Circuits and Systems (LASCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10108078\/10108098\/10108234.pdf?arnumber=10108234","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,22]],"date-time":"2023-05-22T13:40:00Z","timestamp":1684762800000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10108234\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,2,27]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/lascas56464.2023.10108234","relation":{},"subject":[],"published":{"date-parts":[[2023,2,27]]}}}