{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:54:36Z","timestamp":1740102876412,"version":"3.37.3"},"reference-count":13,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,2,27]],"date-time":"2024-02-27T00:00:00Z","timestamp":1708992000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,2,27]],"date-time":"2024-02-27T00:00:00Z","timestamp":1708992000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100004263","name":"FAPERGS","doi-asserted-by":"publisher","award":["22\/2551-0000841-0"],"award-info":[{"award-number":["22\/2551-0000841-0"]}],"id":[{"id":"10.13039\/501100004263","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,2,27]]},"DOI":"10.1109\/lascas60203.2024.10506190","type":"proceedings-article","created":{"date-parts":[[2024,4,26]],"date-time":"2024-04-26T17:30:14Z","timestamp":1714152614000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["A Low-Voltage Low-Power 20-Msps 3-Bit Rail-to-Rail Flash ADC"],"prefix":"10.1109","author":[{"given":"Ramon H.","family":"Vieira","sequence":"first","affiliation":[{"name":"GAMA Federal University of Pampa - UNIPAMPA Aleg rete,Computer Architecture and Microelectronics Group,Rio Grande do SuI,Brazil"}]},{"given":"Tawan Chrysther","family":"dos Santos","sequence":"additional","affiliation":[{"name":"GAMA Federal University of Pampa - UNIPAMPA Aleg rete,Computer Architecture and Microelectronics Group,Rio Grande do SuI,Brazil"}]},{"given":"Renan D. P.","family":"de Oliveira","sequence":"additional","affiliation":[{"name":"GAMA Federal University of Pampa - UNIPAMPA Aleg rete,Computer Architecture and Microelectronics Group,Rio Grande do SuI,Brazil"}]},{"given":"Alessandro G.","family":"Girardi","sequence":"additional","affiliation":[{"name":"GAMA Federal University of Pampa - UNIPAMPA Aleg rete,Computer Architecture and Microelectronics Group,Rio Grande do SuI,Brazil"}]},{"given":"Lucas C.","family":"Severo","sequence":"additional","affiliation":[{"name":"GAMA Federal University of Pampa - UNIPAMPA Aleg rete,Computer Architecture and Microelectronics Group,Rio Grande do SuI,Brazil"}]},{"given":"Paulo Cesar C.","family":"de Aguirre","sequence":"additional","affiliation":[{"name":"GAMA Federal University of Pampa - UNIPAMPA Aleg rete,Computer Architecture and Microelectronics Group,Rio Grande do SuI,Brazil"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/ICASIC.2003.1277639"},{"volume-title":"Data Converters","year":"2007","author":"Maloberti","key":"ref2"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/ISSCC.2007.373420"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/TCSII.2014.2387680"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/EIConRus.2018.8317058"},{"volume-title":"Understanding delta-sigma data converters","year":"2017","author":"Pavan","key":"ref6"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1142\/s0218126620500735"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/ISVLSI.2017.111"},{"key":"ref9","first-page":"1","article-title":"A 5-bit 500MS\/s flash ADC with temperature-compensated inverter-based comparators","volume-title":"Solid State Electronics Letters","volume":"2","author":"Wang","year":"2020"},{"issue":"2","key":"ref10","first-page":"273","article-title":"A threshold inverter quantization based folding and interpolation ADC in 0.18 1m cmos","volume-title":"Analog Integrated Circuits and Signal Processing","volume":"63","author":"Agrawal","year":"2010"},{"issue":"1","key":"ref11","first-page":"1","article-title":"A 4 bit medium speed flash ADC using inverter based comparator in 0.18\u03bcm CMOS","volume-title":"2015 19th International Symposium on VLSI Design and Test","author":"Malathi"},{"issue":"6","key":"ref12","first-page":"1789","article-title":"A 0.36-V 5-MS\/s Time-Mode Flash ADC With Dickson-Charge-Pump-Based Comparators in 28-nm CMOS","volume-title":"IEEE Transactions on Circuits and Systems I: Regular Papers","volume":"67","author":"Esmailiyan","year":"2020"},{"issue":"3","key":"ref13","first-page":"467","article-title":"A 1- V 5-bit 0.5 GS\/s time-based flash ADC in 0.18 \u03bcm CMOS technology","volume-title":"Analog Integrated Circuits and Signal Processing","volume":"112","author":"Fani","year":"2022"}],"event":{"name":"2024 IEEE 15th Latin America Symposium on Circuits and Systems (LASCAS)","start":{"date-parts":[[2024,2,27]]},"location":"Punta del Este, Uruguay","end":{"date-parts":[[2024,3,1]]}},"container-title":["2024 IEEE 15th Latin America Symposium on Circuits and Systems (LASCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10506108\/10506116\/10506190.pdf?arnumber=10506190","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,3]],"date-time":"2024-05-03T18:26:15Z","timestamp":1714760775000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10506190\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,2,27]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/lascas60203.2024.10506190","relation":{},"subject":[],"published":{"date-parts":[[2024,2,27]]}}}