{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T18:09:09Z","timestamp":1775066949564,"version":"3.50.1"},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,2,25]],"date-time":"2025-02-25T00:00:00Z","timestamp":1740441600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,2,25]],"date-time":"2025-02-25T00:00:00Z","timestamp":1740441600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,2,25]]},"DOI":"10.1109\/lascas64004.2025.10966288","type":"proceedings-article","created":{"date-parts":[[2025,4,22]],"date-time":"2025-04-22T17:37:30Z","timestamp":1745343450000},"page":"1-5","source":"Crossref","is-referenced-by-count":1,"title":["Exploring Parallelism in ZynqNet AI Engine to Accelerate Image Classification in Aerospace"],"prefix":"10.1109","author":[{"given":"Eduardo Mara\u00f1on","family":"Aguilar","sequence":"first","affiliation":[{"name":"Federal University of Rio Grande do Sul (UFRGS), Institute of Informatics, Microelectronics Graduate Program (PGMICRO),Porto Alegre,Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fabio","family":"Benevenuti","sequence":"additional","affiliation":[{"name":"Federal University of Rio Grande do Sul (UFRGS), Institute of Informatics, Microelectronics Graduate Program (PGMICRO),Porto Alegre,Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fernanda Lima","family":"Kastensmidt","sequence":"additional","affiliation":[{"name":"Federal University of Rio Grande do Sul (UFRGS), Institute of Informatics, Microelectronics Graduate Program (PGMICRO),Porto Alegre,Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/tgrs.2019.2907932"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.procs.2022.12.108"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-020-03407-7"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/access.2020.3010800"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICTAI50040.2020.00060"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/NAS55553.2022.9925552"},{"key":"ref7","article-title":"Trainable fixed-point quantization for deep learning acceleration on FPGAs","author":"Dai","year":"2024","journal-title":"arXiv"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689060"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2016.2616357"},{"key":"ref10","article-title":"ZynqNet: An FPGA-accelerated embedded convolutional neural network","volume-title":"2016, master\u2019s thesis","author":"Gschwend","year":"2024"}],"event":{"name":"2025 IEEE 16th Latin America Symposium on Circuits and Systems (LASCAS)","location":"Bento Gon\u00e7alves, Brazil","start":{"date-parts":[[2025,2,25]]},"end":{"date-parts":[[2025,2,28]]}},"container-title":["2025 IEEE 16th Latin America Symposium on Circuits and Systems (LASCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10966227\/10966228\/10966288.pdf?arnumber=10966288","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,23]],"date-time":"2025-04-23T05:05:50Z","timestamp":1745384750000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10966288\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,2,25]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/lascas64004.2025.10966288","relation":{},"subject":[],"published":{"date-parts":[[2025,2,25]]}}}