{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,6]],"date-time":"2026-03-06T19:05:48Z","timestamp":1772823948402,"version":"3.50.1"},"reference-count":25,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,2,25]],"date-time":"2025-02-25T00:00:00Z","timestamp":1740441600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,2,25]],"date-time":"2025-02-25T00:00:00Z","timestamp":1740441600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,2,25]]},"DOI":"10.1109\/lascas64004.2025.10966328","type":"proceedings-article","created":{"date-parts":[[2025,4,22]],"date-time":"2025-04-22T17:37:30Z","timestamp":1745343450000},"page":"1-5","source":"Crossref","is-referenced-by-count":1,"title":["Comparison of Gate-Level Techniques for Mitigation of Single Event Transients in Combinational Logic"],"prefix":"10.1109","author":[{"given":"Marko","family":"Andjelkovi","sequence":"first","affiliation":[{"name":"IHP - Leibniz-Institut für innovative Mikroelektronik,Frankfurt (Oder),Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Milos","family":"Krstic","sequence":"additional","affiliation":[{"name":"IHP - Leibniz-Institut für innovative Mikroelektronik,Frankfurt (Oder),Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2011.2171993"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2005.860714"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.29292\/jics.v17i3.650"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1080\/02564602.2017.1343689"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-018-1300-8"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2019.113457"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2018.8617996"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/LATS49555.2020.9093683"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/vlsi-soc.2019.8920383"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2005.61"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/iccad.2006.320165"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/iolts.2006.17"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.75"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147105"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2005.49"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/vlsid.2018.71"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/RADECS45761.2018.9328665"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2006.60"},{"key":"ref19","article-title":"Use of Pass-Transistor Logic to Minimize the Impact of Soft Errors in Combinational Circuits","volume-title":"Proc. IEEE Workshop on Silicon Errors in Logic - System Effects (SELSE)","author":"Kumar","year":"2005"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-009-5103-9"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2005.860719"},{"key":"ref22","volume-title":"A Methodology for Characterization, Modeling and Mitigation of Single Event Transient Effects in Standard Combinational Cells","author":"Andjelkovic","year":"2021"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS60203.2024.10506165"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.1982.4336490"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2009.2033798"}],"event":{"name":"2025 IEEE 16th Latin America Symposium on Circuits and Systems (LASCAS)","location":"Bento Gon\u00e7alves, Brazil","start":{"date-parts":[[2025,2,25]]},"end":{"date-parts":[[2025,2,28]]}},"container-title":["2025 IEEE 16th Latin America Symposium on Circuits and Systems (LASCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10966227\/10966228\/10966328.pdf?arnumber=10966328","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,23]],"date-time":"2025-04-23T05:07:54Z","timestamp":1745384874000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10966328\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,2,25]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/lascas64004.2025.10966328","relation":{},"subject":[],"published":{"date-parts":[[2025,2,25]]}}}