{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,24]],"date-time":"2025-04-24T04:06:46Z","timestamp":1745467606048,"version":"3.40.4"},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,2,25]],"date-time":"2025-02-25T00:00:00Z","timestamp":1740441600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,2,25]],"date-time":"2025-02-25T00:00:00Z","timestamp":1740441600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,2,25]]},"DOI":"10.1109\/lascas64004.2025.10966338","type":"proceedings-article","created":{"date-parts":[[2025,4,22]],"date-time":"2025-04-22T17:37:30Z","timestamp":1745343450000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["Design of a Digital Controller for a Dual-Phase Buck Converter: A Hybrid Approach Integrating Synchronous and Asynchronous Circuits"],"prefix":"10.1109","author":[{"given":"Daniel","family":"da Silva Santos","sequence":"first","affiliation":[{"name":"Chipus Microelectronics,Caraúbas,Rio Grande do Norte"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daniel","family":"Piovani","sequence":"additional","affiliation":[{"name":"Chipus Microelectronics,Florianópolis,Santa Catarina"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daniel","family":"Rodolfo Garbi da Silva","sequence":"additional","affiliation":[{"name":"Chipus Microelectronics,Curitiba,Paran\u00e1"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tiago","family":"Pereira Vidigal","sequence":"additional","affiliation":[{"name":"Chipus Microelectronics,Brasília, Distrito Federal"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rodrigo","family":"Rottava","sequence":"additional","affiliation":[{"name":"Chipus Microelectronics,Florianópolis,Santa Catarina"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-10-7004-4"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1002\/9781118896846"},{"volume-title":"Introduction to Asynchronous Circuit Design. Independently Published","year":"2020","author":"Sparso","key":"ref3"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/5.362752"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FTFC.2014.6828608"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927276"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/127601.127685"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2008.77"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.346"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2907905"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/356698.356702"},{"key":"ref12","article-title":"Logic synthesis for asynchronous circuits based on STG unfoldings and incremental SAT","volume":"70","author":"Khomenko","year":"2006","journal-title":"Fundamenta Informaticae"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-9260(96)00010-7"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1049\/ic:19960253"},{"key":"ref15","first-page":"269","article-title":"Workcraft: Ten years later","volume-title":"This asynchronous world: Essays dedicated to Alex Yakovlev on the occasion of his 60th birthday","author":"Sokolov","year":"2016"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC49171.2020.00016"},{"issue":"3","key":"ref17","first-page":"315","article-title":"Petrify: A tool for manipulating concurrent specifications and synthesis of asynchronous controllers","volume":"E80","author":"Cortadella","year":"1997","journal-title":"IEICE Transactions on Information and Systems"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2015.19"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.21236\/ADA447737"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/NGCAS.2017.43"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2017.8"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2015.28"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/WCADM.1995.514647"}],"event":{"name":"2025 IEEE 16th Latin America Symposium on Circuits and Systems (LASCAS)","start":{"date-parts":[[2025,2,25]]},"location":"Bento Gon\u00e7alves, Brazil","end":{"date-parts":[[2025,2,28]]}},"container-title":["2025 IEEE 16th Latin America Symposium on Circuits and Systems (LASCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10966227\/10966228\/10966338.pdf?arnumber=10966338","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,23]],"date-time":"2025-04-23T05:17:34Z","timestamp":1745385454000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10966338\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,2,25]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/lascas64004.2025.10966338","relation":{},"subject":[],"published":{"date-parts":[[2025,2,25]]}}}