{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,24]],"date-time":"2025-04-24T04:06:46Z","timestamp":1745467606559,"version":"3.40.4"},"reference-count":33,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,2,25]],"date-time":"2025-02-25T00:00:00Z","timestamp":1740441600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,2,25]],"date-time":"2025-02-25T00:00:00Z","timestamp":1740441600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,2,25]]},"DOI":"10.1109\/lascas64004.2025.10966356","type":"proceedings-article","created":{"date-parts":[[2025,4,22]],"date-time":"2025-04-22T17:37:30Z","timestamp":1745343450000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["FPGA-Based Fault-Tolerant Speed PI Control for a Three-Phase Brushless DC Motor"],"prefix":"10.1109","author":[{"given":"A.","family":"Ancassi","sequence":"first","affiliation":[{"name":"Universidad de Ingenieria y Tecnologia,Electronic and Mechatronic Department,Lima,Perú"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Minaya","sequence":"additional","affiliation":[{"name":"Universidad de Ingenieria y Tecnologia,Electronic and Mechatronic Department,Lima,Perú"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Tarrillo","sequence":"additional","affiliation":[{"name":"Universidad de Ingenieria y Tecnologia,Electronic and Mechatronic Department,Lima,Perú"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","first-page":"6","article-title":"Modeling of bldc motor with ideal back-emf for automotive applications","volume-title":"Proceedings of the World Congress on Engineering","volume":"2","author":"Tashakori","year":"2011"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.4108\/eai.29-4-2021.169427"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.3390\/en14248381"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.4028\/www.scientific.net\/AMM.785.248"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/TIA.2007.912734"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1088\/1742-6596\/2622\/1\/012025"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/PIICON49524.2020.9112895"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/ICELMACH.2010.5608295"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.3390\/mi14101864"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/RADECS.2016.8093209"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/TNS.2023.3265740"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/TNS.2013.2240697"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1002\/cta.3429"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/RADECS47380.2019.9745695"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1016\/j.microrel.2022.114733"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1007\/978-1-4020-5646-8_11"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1016\/b978-0-12-370522-8.x5001-8"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/TNS.2017.2705150"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1109\/access.2024.3405082"},{"key":"ref20","article-title":"An 307: Intel\u00ae fpga design flow for xilinxusers","volume-title":"Updated for Intel \u00ae Quartus \u00ae Prime Design Suite: 21.3. Version","author":"Corporation","year":"2022"},{"key":"ref21","article-title":"Versal acap memory resources architecture manual","author":"Xilinx","year":"2020","journal-title":"AM007"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.3390\/s24165356"},{"doi-asserted-by":"publisher","key":"ref23","DOI":"10.1109\/TETC.2017.2757978"},{"doi-asserted-by":"publisher","key":"ref24","DOI":"10.1109\/IAEAC50856.2021.9390706"},{"doi-asserted-by":"publisher","key":"ref25","DOI":"10.1109\/TNS.2015.2489601"},{"doi-asserted-by":"publisher","key":"ref26","DOI":"10.14569\/IJACSA.2020.0110497"},{"doi-asserted-by":"publisher","key":"ref27","DOI":"10.1109\/LATW.2019.8704554"},{"issue":"2","key":"ref28","first-page":"302","article-title":"Motor speed control using a fault tolerance implementation on sram-based fpga","volume":"8","author":"Boutte","year":"2023","journal-title":"Algerian Journal of Engineering and Technology"},{"volume-title":"Ebikes","year":"2022","article-title":"The grin aii axle hub motor","key":"ref29"},{"doi-asserted-by":"publisher","key":"ref30","DOI":"10.1109\/PEDS.2015.7203584"},{"doi-asserted-by":"publisher","key":"ref31","DOI":"10.5772\/67200"},{"doi-asserted-by":"publisher","key":"ref32","DOI":"10.1109\/ACCESS.2019.2939858"},{"doi-asserted-by":"publisher","key":"ref33","DOI":"10.1109\/TNS.2014.2343259"}],"event":{"name":"2025 IEEE 16th Latin America Symposium on Circuits and Systems (LASCAS)","start":{"date-parts":[[2025,2,25]]},"location":"Bento Gon\u00e7alves, Brazil","end":{"date-parts":[[2025,2,28]]}},"container-title":["2025 IEEE 16th Latin America Symposium on Circuits and Systems (LASCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10966227\/10966228\/10966356.pdf?arnumber=10966356","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,23]],"date-time":"2025-04-23T05:17:53Z","timestamp":1745385473000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10966356\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,2,25]]},"references-count":33,"URL":"https:\/\/doi.org\/10.1109\/lascas64004.2025.10966356","relation":{},"subject":[],"published":{"date-parts":[[2025,2,25]]}}}