{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T09:43:23Z","timestamp":1775036603732,"version":"3.50.1"},"reference-count":5,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,2,24]],"date-time":"2026-02-24T00:00:00Z","timestamp":1771891200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,2,24]],"date-time":"2026-02-24T00:00:00Z","timestamp":1771891200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100007297","name":"Office of Naval Research Global","doi-asserted-by":"publisher","award":["N629092212014"],"award-info":[{"award-number":["N629092212014"]}],"id":[{"id":"10.13039\/100007297","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003545","name":"MCTI","doi-asserted-by":"publisher","award":["056\/2023"],"award-info":[{"award-number":["056\/2023"]}],"id":[{"id":"10.13039\/501100003545","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,2,24]]},"DOI":"10.1109\/lascas67804.2026.11457107","type":"proceedings-article","created":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T19:50:57Z","timestamp":1774986657000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["Implementing a Dual RISC-V System-on-Chip Chiplet with Advanced Interface Bus"],"prefix":"10.1109","author":[{"given":"Luis Eduardo","family":"Mendes","sequence":"first","affiliation":[{"name":"Federal University of Rio Grande do Sul (UFRGS) - Institute of Informatics - PGMICRO,Porto Alegre,Brazil"}]},{"given":"Fabio","family":"Benevenuti","sequence":"additional","affiliation":[{"name":"Federal University of Rio Grande do Sul (UFRGS) - Institute of Informatics - PGMICRO,Porto Alegre,Brazil"}]},{"given":"Antonio Carlos S.","family":"Beck","sequence":"additional","affiliation":[{"name":"Federal University of Rio Grande do Sul (UFRGS) - Institute of Informatics - PGMICRO,Porto Alegre,Brazil"}]},{"given":"Jose Rodrigo","family":"Azambuja","sequence":"additional","affiliation":[{"name":"Federal University of Rio Grande do Sul (UFRGS) - Institute of Informatics - PGMICRO,Porto Alegre,Brazil"}]},{"given":"Fernanda L.","family":"Kastensmidt","sequence":"additional","affiliation":[{"name":"Federal University of Rio Grande do Sul (UFRGS) - Institute of Informatics - PGMICRO,Porto Alegre,Brazil"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"Accelerating innovation through a standard chiplet interface: The advanced interface bus (aib)","author":"Kehlet"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/hoti51249.2020.00017"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2022.3207195"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2023.3235770"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI62366.2024.10703976"}],"event":{"name":"2026 IEEE 17th Latin America Symposium on Circuits and System (LASCAS)","location":"Arequipa, Peru","start":{"date-parts":[[2026,2,24]]},"end":{"date-parts":[[2026,2,27]]}},"container-title":["2026 IEEE 17th Latin America Symposium on Circuits and System (LASCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11457069\/11457071\/11457107.pdf?arnumber=11457107","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T07:03:33Z","timestamp":1775027013000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11457107\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,2,24]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/lascas67804.2026.11457107","relation":{},"subject":[],"published":{"date-parts":[[2026,2,24]]}}}