{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T09:37:19Z","timestamp":1775036239842,"version":"3.50.1"},"reference-count":25,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,2,24]],"date-time":"2026-02-24T00:00:00Z","timestamp":1771891200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,2,24]],"date-time":"2026-02-24T00:00:00Z","timestamp":1771891200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003593","name":"CNPq","doi-asserted-by":"publisher","award":["309089\/20220"],"award-info":[{"award-number":["309089\/20220"]}],"id":[{"id":"10.13039\/501100003593","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004586","name":"FAPERJ","doi-asserted-by":"publisher","award":["E-26\/210.398\/2024,E-26\/204.569\/2024"],"award-info":[{"award-number":["E-26\/210.398\/2024,E-26\/204.569\/2024"]}],"id":[{"id":"10.13039\/501100004586","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100008331","name":"UFRJ","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100008331","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,2,24]]},"DOI":"10.1109\/lascas67804.2026.11457120","type":"proceedings-article","created":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T19:50:57Z","timestamp":1774986657000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["Second Generation Current Conveyor Sizing Optimization Employing Genetic Algorithm with Simulator in the Loop"],"prefix":"10.1109","author":[{"given":"Mirella M.","family":"de O. Carneiro","sequence":"first","affiliation":[{"name":"Universidade Federal do Rio de Janeiro (UFRJ) - COPPE,Programa de Engenharia Elétrica (PEE)"}]},{"given":"Victor R. R.","family":"de Oliveira","sequence":"additional","affiliation":[{"name":"Universidade Federal do Rio de Janeiro (UFRJ) - COPPE,Programa de Engenharia Elétrica (PEE)"}]},{"given":"Fernanda D. V. R.","family":"Oliveira","sequence":"additional","affiliation":[{"name":"Universidade Federal do Rio de Janeiro (UFRJ) - COPPE,Programa de Engenharia Elétrica (PEE)"}]},{"given":"Fernando A. P.","family":"Bar\u00faqui","sequence":"additional","affiliation":[{"name":"Universidade Federal do Rio de Janeiro (UFRJ) - COPPE,Programa de Engenharia Elétrica (PEE)"}]},{"given":"Jos\u00e9 Gabriel R. C.","family":"Gomes","sequence":"additional","affiliation":[{"name":"Universidade Federal do Rio de Janeiro (UFRJ) - COPPE,Programa de Engenharia Elétrica (PEE)"}]},{"given":"Fabi\u00e1n","family":"Olivera","sequence":"additional","affiliation":[{"name":"Universidade Federal do Rio de Janeiro (UFRJ) - COPPE,Programa de Engenharia Elétrica (PEE)"}]},{"given":"Milena F.","family":"Pinto","sequence":"additional","affiliation":[{"name":"Centro Federal de Educação Tecnológica Celso Suckow da Fonseca (CEFET\/RJ) - Programa de Engenharia Elétrica (PPEEL),Rio de Janeiro,RJ,Brazil"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"Study of different generations variants of current conveyor and simulation of ccii using 45 nm cmos technology","author":"Yenkar","year":"2021"},{"key":"ref2","article-title":"Design and applications of CMOS current conveyors","author":"Frias","year":"2008","journal-title":"Master in electronics science, National Institute for Astrophysics, Optics and Electronics"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISACS48493.2019.9068896"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.11591\/ijece.v12i6.pp6653-6663"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3166637"},{"issue":"3","key":"ref6","first-page":"612","article-title":"Multiobjective differential evolution algorithm using crowding distance for the optimal design of analog circuits","volume":"12","author":"El Dor","year":"2016","journal-title":"Journal of Electrical Systems"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.25046\/aj060218"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICOA.2019.8727706"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.25046\/aj0506119"},{"issue":"2","key":"ref10","first-page":"413","article-title":"GA and ACO techniques for the analog circuits design optimization","volume":"64","author":"Benhala","year":"2014","journal-title":"Journal of Theoretical and Applied Information Technology"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2013.12.007"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICMCS.2014.6911344"},{"key":"ref13","first-page":"1235","volume-title":"Microelectronic circuits","author":"Sedra","year":"2020"},{"key":"ref14","volume-title":"Operation and Modeling of the MOS Transistor","author":"Tsividis","year":"1987"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/BF01239381"},{"key":"ref16","volume-title":"MOSFET Modeling with SPICE: Principles and Practice","author":"Foty","year":"1997"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2010.06.013"},{"issue":"6","key":"ref18","first-page":"421","article-title":"Hybridization approches of metaheuristics for optimal analog circuit design","volume":"9","author":"Benhala","year":"2014","journal-title":"International Journal of Microwave and Optical Technology"},{"key":"ref19","article-title":"Optimizing CMOS current conveyor through moga and high-frequency applications","volume-title":"SETIT 2009 5th International Conference: Sciences of Electronic, Technologies of Information and Telecommunications, Tunisia","author":"Sallem","year":"2009"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS60203.2024.10506155"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/rfcon62306.2025.11085396"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/mwscas60917.2024.10658674"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/etcm58927.2023.10309076"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ecice59523.2023.10383130"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-44874-8"}],"event":{"name":"2026 IEEE 17th Latin America Symposium on Circuits and System (LASCAS)","location":"Arequipa, Peru","start":{"date-parts":[[2026,2,24]]},"end":{"date-parts":[[2026,2,27]]}},"container-title":["2026 IEEE 17th Latin America Symposium on Circuits and System (LASCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11457069\/11457071\/11457120.pdf?arnumber=11457120","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T06:54:08Z","timestamp":1775026448000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11457120\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,2,24]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/lascas67804.2026.11457120","relation":{},"subject":[],"published":{"date-parts":[[2026,2,24]]}}}