{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T09:29:56Z","timestamp":1775035796491,"version":"3.50.1"},"reference-count":24,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,2,24]],"date-time":"2026-02-24T00:00:00Z","timestamp":1771891200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,2,24]],"date-time":"2026-02-24T00:00:00Z","timestamp":1771891200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,2,24]]},"DOI":"10.1109\/lascas67804.2026.11457156","type":"proceedings-article","created":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T19:50:57Z","timestamp":1774986657000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["RISC-V Area-Optimized ASIC Design with a Multi-Height 7nm FinFET Standard Cell Library"],"prefix":"10.1109","author":[{"given":"Matheus","family":"Lemos","sequence":"first","affiliation":[{"name":"Federal University of Rio Grande do Sul (UFRGS) - Institute of Informatics - PPGC - PGMICRO"}]},{"given":"Clayton R.","family":"Farias","sequence":"additional","affiliation":[{"name":"Federal University of Rio Grande do Sul (UFRGS) - School of Engineering - PGMICRO"}]},{"given":"Paulo F.","family":"Butzen","sequence":"additional","affiliation":[{"name":"Federal University of Rio Grande do Sul (UFRGS) - School of Engineering - PGMICRO"}]},{"given":"Jos\u00e9 Rodrigo","family":"Azambuja","sequence":"additional","affiliation":[{"name":"Federal University of Rio Grande do Sul (UFRGS) - Institute of Informatics - PPGC - PGMICRO"}]}],"member":"263","reference":[{"key":"ref1","first-page":"627","article-title":"Power reduction via separate synthesis and physical libraries","volume-title":"2011 48th ACM\/EDAC\/IEEE Design Automation Conference (DAC)","author":"Rahman","year":"2011"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IGCC.2014.7039170"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268472"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2391632"},{"key":"ref5","first-page":"1","article-title":"Introduction to finfet: Formation process, strengths, and future exploration","volume-title":"EMIE 2022; The 2nd International Conference on Electronic Materials and Information Engineering","author":"Ding","year":"2022"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203889"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2511141"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2017.8009154"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9180595"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"105","DOI":"10.1016\/j.mejo.2016.04.006","article-title":"Asap7: A 7nm finfet predictive process design kit","volume":"53","author":"Clark","year":"2016","journal-title":"Microelectronics Journal"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/EWDTS52692.2021.9581045"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2717764.2717783"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2018.00022"},{"key":"ref14","author":"David Patterson","year":"2025","journal-title":"Risc-v international"},{"key":"ref15","year":"2025","journal-title":"Ucb-bar: Risc-v instruction set architecture"},{"key":"ref16","author":"Post","year":"2023","journal-title":"Alibaba\u2019s t-head joins global initiative to develop risc-v software ecosystem, along with intel, qualcomm and nvidia"},{"key":"ref17","author":"anisha","year":"2025","journal-title":"How nvidia shipped one billion risc-v cores in 2024 -risc-v international"},{"key":"ref18","author":"YosysHQ","year":"2025","journal-title":"Github - yosyshq\/picorv32: Picorv32 - a size-optimized risc-v cpu"},{"key":"ref19","volume-title":"ORCA-risc-v","author":"kammoh","year":"2023"},{"key":"ref20","journal-title":"Ommited for blind review"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203890"},{"key":"ref22","volume-title":"Yosys Open SYnthesis Suite:: About","year":"2022"},{"key":"ref23","volume-title":"Innovus Implementation System","year":"2023"},{"key":"ref24","volume-title":"Centre-for-Hardware-Security\/asap7_reference_design","year":"2022"}],"event":{"name":"2026 IEEE 17th Latin America Symposium on Circuits and System (LASCAS)","location":"Arequipa, Peru","start":{"date-parts":[[2026,2,24]]},"end":{"date-parts":[[2026,2,27]]}},"container-title":["2026 IEEE 17th Latin America Symposium on Circuits and System (LASCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11457069\/11457071\/11457156.pdf?arnumber=11457156","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T06:40:57Z","timestamp":1775025657000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11457156\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,2,24]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/lascas67804.2026.11457156","relation":{},"subject":[],"published":{"date-parts":[[2026,2,24]]}}}