{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T09:22:50Z","timestamp":1775035370471,"version":"3.50.1"},"reference-count":13,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,2,24]],"date-time":"2026-02-24T00:00:00Z","timestamp":1771891200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,2,24]],"date-time":"2026-02-24T00:00:00Z","timestamp":1771891200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,2,24]]},"DOI":"10.1109\/lascas67804.2026.11457170","type":"proceedings-article","created":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T19:50:57Z","timestamp":1774986657000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["A Pipeline-Based Genetic Algorithm for Time-Critical Systems"],"prefix":"10.1109","author":[{"given":"David","family":"Mendoza","sequence":"first","affiliation":[{"name":"Universidad San Francisco de Quito USFQ"}]},{"given":"Alberto","family":"S\u00e1nchez","sequence":"additional","affiliation":[{"name":"Universidad San Francisco de Quito USFQ"}]}],"member":"263","reference":[{"key":"ref1","article-title":"Genetic algorithms in search, optimization, and machine learning","author":"Goldberg","year":"1989","journal-title":"Reading, Mass: Addison-Wesley Pub. Co"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"122437","DOI":"10.1109\/ACCESS.2024.3452762","article-title":"A Genetic Algorithm Accelerator Based on Memristive Crossbar Array for Massively Parallel Computation","volume":"12","author":"Baghbanmanesh","year":"2024","journal-title":"IEEE Access"},{"issue":"2","key":"ref3","first-page":"268","article-title":"GAA: a VLSI genetic algorithm accelerator with on-the-fly adaptation of crossover operators","volume-title":"in 1998 IEEE International Symposium on Circuits and Systems (ISCAS)","volume":"2","author":"Wakabayashi"},{"key":"ref4","first-page":"9","article-title":"Genetic algorithm accelerator GAA-II","volume-title":"in Proceedings 2000. Design Automation Conference. (IEEE Cat. No.00CH37106)","author":"Wakabayashi"},{"key":"ref5","first-page":"53","article-title":"HGA: A Hardware-Based Genetic Algorithm","volume-title":"in Third International ACM Symposium on Field-Programmable Gate Arrays","author":"Scott"},{"issue":"4","key":"ref6","doi-asserted-by":"crossref","first-page":"699","DOI":"10.1109\/TIM.2007.913807","article-title":"Hardware Implementation for a Genetic Algorithm","volume":"57","author":"Chen","year":"2008","journal-title":"IEEE Transactions on Instrumentation and Measurement"},{"key":"ref7","first-page":"1338","article-title":"A risc processor for high-speed execution of genetic algorithms","volume-title":"in Proceedings of the 3rd Annual Conference on Genetic and Evolutionary Computation","author":"Koizumi","year":"2001"},{"issue":"11","key":"ref8","doi-asserted-by":"crossref","first-page":"1435","DOI":"10.1109\/TC.2006.171","article-title":"A Pipeline-Based Genetic Algorithm Accelerator for Time-Critical Processes in Real-Time Systems","volume":"55","author":"Sheu","year":"2006","journal-title":"IEEE Transactions on Computers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-020-01522-5"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-9137-7_26"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1038\/s41598-024-80910-4"},{"key":"ref12","first-page":"9","article-title":"Pseudorandom Number Generator based on the Residue Number System and its FPGA implementation","author":"Gayoso","year":"2013","journal-title":"in 2013 7th Argentine School of Micro-Nanoelectronics, Technology and Applications"},{"key":"ref13","first-page":"9","article-title":"High-speed FPGA-based implementations of a Genetic Algorithm","volume-title":"in and Simulation 2009 International Symposium on Systems, Architectures, Modeling","author":"Vavouras"}],"event":{"name":"2026 IEEE 17th Latin America Symposium on Circuits and System (LASCAS)","location":"Arequipa, Peru","start":{"date-parts":[[2026,2,24]]},"end":{"date-parts":[[2026,2,27]]}},"container-title":["2026 IEEE 17th Latin America Symposium on Circuits and System (LASCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11457069\/11457071\/11457170.pdf?arnumber=11457170","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T06:28:19Z","timestamp":1775024899000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11457170\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,2,24]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/lascas67804.2026.11457170","relation":{},"subject":[],"published":{"date-parts":[[2026,2,24]]}}}