{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T09:34:29Z","timestamp":1775036069069,"version":"3.50.1"},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,2,24]],"date-time":"2026-02-24T00:00:00Z","timestamp":1771891200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,2,24]],"date-time":"2026-02-24T00:00:00Z","timestamp":1771891200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,2,24]]},"DOI":"10.1109\/lascas67804.2026.11457177","type":"proceedings-article","created":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T19:50:57Z","timestamp":1774986657000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["ASIC Design and Implementation of Low-Latency and High-Throughput FFT and IFFT"],"prefix":"10.1109","author":[{"given":"Lucas Pereira","family":"do Amaral","sequence":"first","affiliation":[{"name":"INF\/UFRGS, Connect 5G & Magma Project,Porto Alegre,Brazil"}]},{"given":"Pedro Tau\u00e3 Lopes","family":"Pereira","sequence":"additional","affiliation":[{"name":"INF\/UFRGS,Porto Alegre,Brazil"}]},{"given":"Mateus","family":"Grellert","sequence":"additional","affiliation":[{"name":"INF\/UFRGS, PGMICRO,Porto Alegre,Brazil"}]},{"given":"Gabriel Luca","family":"Nazar","sequence":"additional","affiliation":[{"name":"INF\/UFRGS,Porto Alegre,Brazil"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1017\/cbo9780511693229"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1088\/1742-6596\/2339\/1\/012008"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.peva.2021.102248"},{"key":"ref4","article-title":"Economic efficiency of asic processor with low power consumption due to fft calculations","author":"YEGHIAZARYAN","year":"2024","journal-title":"alternative.am Quarterly Academic Journal ISSN 18292828"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/lascas51355.2021.9667154"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2022.3191180"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/tetc.2024.3407124"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2025.3583920"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1090\/s0025-5718-1965-0178586-1"},{"key":"ref10","volume-title":"Digital Processing of Signals","author":"Gold","year":"1967"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1049\/el:19840012"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/4.535411"},{"key":"ref13","article-title":"Digital Integrated Circuits: A Design Perspective","volume-title":"Upper Saddle River","author":"Rabaey","year":"1996"},{"key":"ref14","volume-title":"Discrete-time Signal Processing (Prentice Hall International Editions Series)","author":"Oppenheim","year":"1999"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2023.3298227"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/lsp.2015.2470519"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/vlsisoc.2011.6081654"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/tassp.1987.1165220"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/jrproc.1961.287779"},{"key":"ref20","volume-title":"CMOS VLSI Design: A Circuits and Systems Perspective","author":"Weste","year":"2010"},{"key":"ref21","volume-title":"VLSI Digital Signal Processing Systems: Design and Implementation","author":"Parhi","year":"2007"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1464291.1464352"}],"event":{"name":"2026 IEEE 17th Latin America Symposium on Circuits and System (LASCAS)","location":"Arequipa, Peru","start":{"date-parts":[[2026,2,24]]},"end":{"date-parts":[[2026,2,27]]}},"container-title":["2026 IEEE 17th Latin America Symposium on Circuits and System (LASCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11457069\/11457071\/11457177.pdf?arnumber=11457177","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T06:49:57Z","timestamp":1775026197000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11457177\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,2,24]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/lascas67804.2026.11457177","relation":{},"subject":[],"published":{"date-parts":[[2026,2,24]]}}}