{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,13]],"date-time":"2025-09-13T15:45:47Z","timestamp":1757778347528,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,11]]},"DOI":"10.1109\/latincom.2018.8613231","type":"proceedings-article","created":{"date-parts":[[2019,1,18]],"date-time":"2019-01-18T00:42:06Z","timestamp":1547772126000},"page":"1-5","source":"Crossref","is-referenced-by-count":3,"title":["Half-Precision Floating-Point Multiplier IP Core Based on 130 Nm CMOS ASIC Technology"],"prefix":"10.1109","author":[{"given":"Cuauhtemoc R.","family":"Aguilera-Galicia","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Omar","family":"Longoria-Gandara","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luis","family":"Pizano-Escalante","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/SIECPC.2011.5876905"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISPCC.2012.6224373"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2017.8335507"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICGCE.2013.6823427"},{"journal-title":"IEEE Computer Society (2008) 754–2008-IEEE Standard for Floating-Point Arithmetic","year":"0","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-8176-4705-6"},{"journal-title":"MathWorks IEEE 754r Half Precision Floating Point Converter","year":"2018","key":"ref16"},{"journal-title":"CMOS VLSI Design A Circuits and Systems Perspective","year":"2011","author":"weste","key":"ref17"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2016.15"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2017.7952679"},{"journal-title":"Anandtech The NVIDIA GeForce GTX 1080 & GTX 1070","year":"2017","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.37"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICECA.2017.8212851"},{"journal-title":"Intel Software Overview Intrinsics to Convert Half Float Types","year":"2017","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2017.8091072"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2014.6894411"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"1294","DOI":"10.1016\/j.procs.2015.01.054","article-title":"Synthesize of high-speed floating-point Multipliers Based on Vedic Mathematics","volume":"46","author":"anjana","year":"2015","journal-title":"Procedia Computer Science"}],"event":{"name":"2018 IEEE 10th Latin-American Conference on Communications (LATINCOM)","start":{"date-parts":[[2018,11,14]]},"location":"Guadalajara","end":{"date-parts":[[2018,11,16]]}},"container-title":["2018 IEEE 10th Latin-American Conference on Communications (LATINCOM)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8596721\/8613197\/08613231.pdf?arnumber=8613231","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T23:50:45Z","timestamp":1643241045000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8613231\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/latincom.2018.8613231","relation":{},"subject":[],"published":{"date-parts":[[2018,11]]}}}