{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T01:41:12Z","timestamp":1725586872399},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,3]]},"DOI":"10.1109\/lats49555.2020.9093680","type":"proceedings-article","created":{"date-parts":[[2020,5,15]],"date-time":"2020-05-15T03:44:03Z","timestamp":1589514243000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Analysis and detection of hard-to-detect full open defects in FinFET based SRAM cells"],"prefix":"10.1109","author":[{"given":"Z.","family":"Perez","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Javier","family":"Mesalles","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Villacorta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fabian","family":"Vargas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Victor","family":"Champac","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/VLSI-TSA.2016.7480512"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/IEDM.2012.6479067"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1016\/j.mejo.2016.04.006"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/TED.2014.2368358"},{"key":"ref14","article-title":"A 14nm logic technology featuring 2na-generation finfet, air-gapped interconnects, self-aligned double patterning and a 0.0588 f-Lm2sram cell size","author":"s n","year":"2014","journal-title":"IEEE International Electron Devices Meeting (IEDM)"},{"year":"0","journal-title":"Predictive technology models","key":"ref15"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/TC.2013.206"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/MDT.2010.3"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1145\/2463209.2488775"},{"year":"2012","journal-title":"ITRS 2012 Executive Summary","key":"ref19"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/TVLSI.2019.2918768"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/TNANO.2011.2169807"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/TDMR.2015.2397032"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/VTS.2014.6818747"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/ATS.2018.00015"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/VTS.2015.7116276"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/TED.2005.881001"},{"key":"ref1","article-title":"10nm finfet technology for low power and high performance applications","author":"d g","year":"2014","journal-title":"12th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT)"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/TVLSI.2015.2397934"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1109\/TED.2009.2032605"},{"year":"2002","author":"papoulis","journal-title":"Probability random variables and stochastic processes","key":"ref22"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1109\/ESSDERC.2012.6343346"}],"event":{"name":"2020 IEEE Latin American Test Symposium (LATS)","start":{"date-parts":[[2020,3,30]]},"location":"Maceio, Brazil","end":{"date-parts":[[2020,4,2]]}},"container-title":["2020 IEEE Latin-American Test Symposium (LATS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9088113\/9093665\/09093680.pdf?arnumber=9093680","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,28]],"date-time":"2022-06-28T21:51:49Z","timestamp":1656453109000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9093680\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/lats49555.2020.9093680","relation":{},"subject":[],"published":{"date-parts":[[2020,3]]}}}