{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:14:03Z","timestamp":1740100443977,"version":"3.37.3"},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,10,27]],"date-time":"2021-10-27T00:00:00Z","timestamp":1635292800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,10,27]],"date-time":"2021-10-27T00:00:00Z","timestamp":1635292800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,10,27]],"date-time":"2021-10-27T00:00:00Z","timestamp":1635292800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003329","name":"Spanish MINECO","doi-asserted-by":"publisher","award":["TIN2017-87237"],"award-info":[{"award-number":["TIN2017-87237"]}],"id":[{"id":"10.13039\/501100003329","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001665","name":"French national program \u201cProgramme d'Investissements d'Avenir, IRT Nanoelec\u201d","doi-asserted-by":"publisher","award":["ANR-10-AIRT-05"],"award-info":[{"award-number":["ANR-10-AIRT-05"]}],"id":[{"id":"10.13039\/501100001665","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,10,27]]},"DOI":"10.1109\/lats53581.2021.9651751","type":"proceedings-article","created":{"date-parts":[[2021,12,30]],"date-time":"2021-12-30T00:52:03Z","timestamp":1640825523000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["Impact of DVS on Power Consumption and SEE Sensitivity of COTS Volatile SRAMs"],"prefix":"10.1109","author":[{"given":"Mohammadreza","family":"Rezaei","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francisco J.","family":"Franco","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Juan Carlos","family":"Fabero","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hortensia","family":"Mecha","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Helmut","family":"Puchner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Juan Antonio","family":"Clemente","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/AERO.2013.6497390"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2015.2454954"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2016.2614781"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"732","DOI":"10.1109\/TDMR.2014.2316505","article-title":"Soft-Error Performance Evaluation on Emerging Low Power Devices","volume":"14","author":"liu","year":"2014","journal-title":"IEEE Trans Device Mater Rel"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2017.2659382"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/RADECS.2015.7365640"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2017.2682984"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2018.2800905"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2020.3023287"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2018.2813367"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993605"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2612678"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-04660-6_12"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-04660-6_13"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2016.1453"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2013.2291274"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2669375"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852658"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164732"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/RADECS.2015.7365616"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2004.1346592"},{"key":"ref21","first-page":"68","article-title":"A novel 6.4\/splmu\/m\/sup2\/full-CMOS SRAM cell with aspect ratio of 0.63 in a high-performance 0.25\/splmu\/m-generation CMOS technology","author":"kim","year":"0","journal-title":"1998 Symposium on VLSI Technology Digest of Technical Papers (Cat No 98CH36216)"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2014.02.031"}],"event":{"name":"2021 IEEE 22nd Latin American Test Symposium (LATS)","start":{"date-parts":[[2021,10,27]]},"location":"Punta del Este, Uruguay","end":{"date-parts":[[2021,10,29]]}},"container-title":["2021 IEEE 22nd Latin American Test Symposium (LATS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9651729\/9651735\/09651751.pdf?arnumber=9651751","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T17:00:02Z","timestamp":1652202002000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9651751\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,27]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/lats53581.2021.9651751","relation":{},"subject":[],"published":{"date-parts":[[2021,10,27]]}}}