{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,6]],"date-time":"2026-03-06T16:06:14Z","timestamp":1772813174283,"version":"3.50.1"},"reference-count":26,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,10,27]],"date-time":"2021-10-27T00:00:00Z","timestamp":1635292800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,10,27]],"date-time":"2021-10-27T00:00:00Z","timestamp":1635292800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,10,27]],"date-time":"2021-10-27T00:00:00Z","timestamp":1635292800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,10,27]]},"DOI":"10.1109\/lats53581.2021.9651758","type":"proceedings-article","created":{"date-parts":[[2021,12,30]],"date-time":"2021-12-30T00:52:03Z","timestamp":1640825523000},"page":"1-5","source":"Crossref","is-referenced-by-count":5,"title":["Design Considerations Towards Zero-Variability Resistive RAMs in HRS State"],"prefix":"10.1109","author":[{"given":"H.","family":"Aziza","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Coulie","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"W.","family":"Rahajandraibe","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ITC44170.2019.9000134"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ETS50041.2021.9465401"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2011.5784590"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"64","DOI":"10.1109\/MDT.2010.96","article-title":"Fast-Write Resistive RAM (RRAM) for Embedded Applications","volume":"28","author":"chen","year":"2011","journal-title":"IEEE Des Test Comput"},{"key":"ref14","first-page":"878","article-title":"A High-Speed 7.2-ns Read-Write Random Access 4-Mb Embedded Resistive RAM (ReRAM) Macro","volume":"48","author":"schemes","year":"2013","journal-title":"IEEE JSSC"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/4.553187"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea4010001"},{"key":"ref17","article-title":"RRAM device models: a comparative analysis with experimental validation","volume":"7","author":"basma","year":"2019","journal-title":"IEEE Access"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/4.760378"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.5772\/17561"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS44328.2019.8961278"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2017.2703985"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2016.7833679"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268314"},{"key":"ref8","first-page":"64","article-title":"50 nm AlxOy ReRAM program 31% energy, 1.6x endurance, and 3.6x speed improvement by advanced cell condition adaptive verify-reset","volume":"103","author":"ning","year":"2015","journal-title":"J SSE"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3011647"},{"key":"ref2","doi-asserted-by":"crossref","DOI":"10.1038\/srep05780","article-title":"Study of Multi-Level Characteristics for 3D Vertical Resistive Switching Memory","volume":"4","author":"bai","year":"2014","journal-title":"Scientific Reports"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2014.2364171"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1142\/9789811210723_0007"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2020.2976735"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2422094.2422103"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2013.6604061"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.2010.5667684"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ULIS.2017.7962594"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/NVMTS.2011.6137089"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2011.07.027"}],"event":{"name":"2021 IEEE 22nd Latin American Test Symposium (LATS)","location":"Punta del Este, Uruguay","start":{"date-parts":[[2021,10,27]]},"end":{"date-parts":[[2021,10,29]]}},"container-title":["2021 IEEE 22nd Latin American Test Symposium (LATS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9651729\/9651735\/09651758.pdf?arnumber=9651758","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,21]],"date-time":"2023-01-21T01:02:20Z","timestamp":1674262940000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9651758\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,27]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/lats53581.2021.9651758","relation":{},"subject":[],"published":{"date-parts":[[2021,10,27]]}}}