{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T09:30:55Z","timestamp":1730280655111,"version":"3.28.0"},"reference-count":24,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,10,27]],"date-time":"2021-10-27T00:00:00Z","timestamp":1635292800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,10,27]],"date-time":"2021-10-27T00:00:00Z","timestamp":1635292800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,10,27]],"date-time":"2021-10-27T00:00:00Z","timestamp":1635292800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,10,27]]},"DOI":"10.1109\/lats53581.2021.9651879","type":"proceedings-article","created":{"date-parts":[[2021,12,29]],"date-time":"2021-12-29T19:52:03Z","timestamp":1640807523000},"page":"1-6","source":"Crossref","is-referenced-by-count":3,"title":["Thermal Neutron-induced SEUs on a COTS 28-nm SRAM-based FPGA under Different Incident Angles"],"prefix":"10.1109","author":[{"given":"Juan C.","family":"Fabero","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Golnaz","family":"Korkian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francisco J.","family":"Franco","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hortensia","family":"Mecha","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manon","family":"Letiche","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Juan A.","family":"Clemente","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2014.7004195"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2017.2772288"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2020.2977874"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2014.2366913"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2018.2806450"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2020.2977698"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/RADECS.2015.7365616"},{"journal-title":"Open On-Chip Debugger","year":"0","author":"debugger","key":"ref17"},{"journal-title":"OpenOCD modification for Virtex-5\/Artix-7 GCAPTURE GRE-STORE and readback operations support","year":"0","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2016.2551263"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/REDW.2015.7336716"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2018.2813367"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2015.2498641"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2017.2727479"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2016.2634626"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"1813","DOI":"10.1109\/TNS.2019.2915207","article-title":"Ultrahigh Energy Heavy Ion Test Beam on Xilinx Kintex-7 SRAM-Based FPGA","volume":"66","author":"du","year":"2019","journal-title":"IEEE Transactions on Nuclear Science"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DCIS.2015.7388590"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3020164"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2015.2491220"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2017.2726938"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2014.02.031"},{"journal-title":"7 Series FPGAs Configuration User Guide UG470 (v1 13 1)","year":"2018","key":"ref21"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2009.2034148"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2020.3025104"}],"event":{"name":"2021 IEEE 22nd Latin American Test Symposium (LATS)","start":{"date-parts":[[2021,10,27]]},"location":"Punta del Este, Uruguay","end":{"date-parts":[[2021,10,29]]}},"container-title":["2021 IEEE 22nd Latin American Test Symposium (LATS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9651729\/9651735\/09651879.pdf?arnumber=9651879","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T13:00:02Z","timestamp":1652187602000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9651879\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,27]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/lats53581.2021.9651879","relation":{},"subject":[],"published":{"date-parts":[[2021,10,27]]}}}