{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T20:37:05Z","timestamp":1725741425896},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,3,21]],"date-time":"2023-03-21T00:00:00Z","timestamp":1679356800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,3,21]],"date-time":"2023-03-21T00:00:00Z","timestamp":1679356800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,3,21]]},"DOI":"10.1109\/lats58125.2023.10154494","type":"proceedings-article","created":{"date-parts":[[2023,6,23]],"date-time":"2023-06-23T20:24:05Z","timestamp":1687551845000},"page":"1-2","source":"Crossref","is-referenced-by-count":2,"title":["LUT-based Arithmetic Circuit Approximation with Formal Guarantee on Worst Case Relative Error"],"prefix":"10.1109","author":[{"given":"Pooja","family":"Choudhary","sequence":"first","affiliation":[{"name":"MNIT,Jaipur,India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lava","family":"Bhargava","sequence":"additional","affiliation":[{"name":"MNIT,Jaipur,India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masahiro","family":"Fujita","sequence":"additional","affiliation":[{"name":"University af Tokyo,Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Virendra","family":"Singh","sequence":"additional","affiliation":[{"name":"IIT,Bombay,India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2011.1157"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.matpr.2022.06.386"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2016.7929536"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.cie.2022.108792"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2018.00065"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2217962"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-21514-8_36"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/NGCAS.2017.41"},{"journal-title":"ABC: System for sequential logic synthesis and formal verification.","year":"2018","author":"Mishchenko","key":"ref10"}],"event":{"name":"2023 IEEE 24th Latin American Test Symposium (LATS)","start":{"date-parts":[[2023,3,21]]},"location":"Veracruz, Mexico","end":{"date-parts":[[2023,3,24]]}},"container-title":["2023 IEEE 24th Latin American Test Symposium (LATS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10154476\/10154477\/10154494.pdf?arnumber=10154494","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,11]],"date-time":"2024-01-11T20:54:12Z","timestamp":1705006452000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10154494\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,3,21]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/lats58125.2023.10154494","relation":{},"subject":[],"published":{"date-parts":[[2023,3,21]]}}}