{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,4]],"date-time":"2026-02-04T17:30:24Z","timestamp":1770226224082,"version":"3.49.0"},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,4,9]],"date-time":"2024-04-09T00:00:00Z","timestamp":1712620800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,4,9]],"date-time":"2024-04-09T00:00:00Z","timestamp":1712620800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,4,9]]},"DOI":"10.1109\/lats62223.2024.10534596","type":"proceedings-article","created":{"date-parts":[[2024,5,28]],"date-time":"2024-05-28T17:35:14Z","timestamp":1716917714000},"page":"1-4","source":"Crossref","is-referenced-by-count":3,"title":["Exploring trade-offs in multi-site wafer testing"],"prefix":"10.1109","author":[{"given":"Paolo","family":"Bernardi","sequence":"first","affiliation":[{"name":"Politecnico di Torino,Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lorenzo","family":"Cardone","sequence":"additional","affiliation":[{"name":"Politecnico di Torino,Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tommaso","family":"Foscale","sequence":"additional","affiliation":[{"name":"Politecnico di Torino,Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2419227"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2014.6818763"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2016.133"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC52383.2021.9687601"},{"key":"ref5","article-title":"Damage risk assessment of under-pad structures in vertical wafer probe technology","volume-title":"2009 European Microelectronics and Packaging Conference","author":"Torsten"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2013.6702351"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICEPT56209.2022.9873190"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICEPT.2015.7236554"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2004.836656"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISISS.2015.7102380"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2009.5306575"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5653753"}],"event":{"name":"2024 IEEE 25th Latin American Test Symposium (LATS)","location":"Maceio, Brazil","start":{"date-parts":[[2024,4,9]]},"end":{"date-parts":[[2024,4,12]]}},"container-title":["2024 IEEE 25th Latin American Test Symposium (LATS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10534343\/10534590\/10534596.pdf?arnumber=10534596","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,29]],"date-time":"2024-05-29T04:41:29Z","timestamp":1716957689000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10534596\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,4,9]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/lats62223.2024.10534596","relation":{},"subject":[],"published":{"date-parts":[[2024,4,9]]}}}