{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T02:50:33Z","timestamp":1725763833814},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,4,9]],"date-time":"2024-04-09T00:00:00Z","timestamp":1712620800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,4,9]],"date-time":"2024-04-09T00:00:00Z","timestamp":1712620800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100018693","name":"Horizon Europe","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100018693","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,4,9]]},"DOI":"10.1109\/lats62223.2024.10534606","type":"proceedings-article","created":{"date-parts":[[2024,5,28]],"date-time":"2024-05-28T17:35:14Z","timestamp":1716917714000},"page":"1-2","source":"Crossref","is-referenced-by-count":0,"title":["Analog Fault Simulation: Trends and Perspectives in Analog Hardware Description Languages"],"prefix":"10.1109","author":[{"given":"Nicola","family":"Dall\u2019Ora","sequence":"first","affiliation":[{"name":"University of Verona,Italy"}]},{"given":"Enrico","family":"Fraccaroli","sequence":"additional","affiliation":[{"name":"University of Verona,Italy"}]},{"given":"Renaud","family":"Gillon","sequence":"additional","affiliation":[{"name":"Sydelity B.V.,Belgium"}]},{"given":"Franco","family":"Fummi","sequence":"additional","affiliation":[{"name":"University of Verona,Italy"}]}],"member":"263","reference":[{"key":"ref1","first-page":"1","article-title":"IEEE draft standard for analog defect modeling and coverage","volume-title":"IEEE P2427\/D0.35, March 2022","year":"2022"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3298698"},{"key":"ref3","first-page":"1","article-title":"A framework for analog fault-injection at the behavioral level","volume-title":"Guidance of ISO26262 to Semiconductors.","author":"Gillon","year":"2018"},{"key":"ref4","first-page":"1","article-title":"Verilog-AMS language reference manual","volume-title":"Accellera Verilog-AMS","year":"2014"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/BMAS.2010.6156601"},{"key":"ref6","first-page":"1","article-title":"IEC\/IEEE international standard-behavioural languages\u2013part 6: VHDL analog and mixed-signal extensions","year":"2021","journal-title":"IEC\/IEEE 61692-6-2021"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2013.10.008"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3583781.3590317"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FDL53530.2021.9568379"}],"event":{"name":"2024 IEEE 25th Latin American Test Symposium (LATS)","start":{"date-parts":[[2024,4,9]]},"location":"Maceio, Brazil","end":{"date-parts":[[2024,4,12]]}},"container-title":["2024 IEEE 25th Latin American Test Symposium (LATS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10534343\/10534590\/10534606.pdf?arnumber=10534606","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,29]],"date-time":"2024-05-29T04:41:48Z","timestamp":1716957708000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10534606\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,4,9]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/lats62223.2024.10534606","relation":{},"subject":[],"published":{"date-parts":[[2024,4,9]]}}}