{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T21:36:06Z","timestamp":1725658566264},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,3]]},"DOI":"10.1109\/latw.2009.4813801","type":"proceedings-article","created":{"date-parts":[[2009,4,10]],"date-time":"2009-04-10T15:39:46Z","timestamp":1239377986000},"page":"1-6","source":"Crossref","is-referenced-by-count":6,"title":["NoC interconnection functional testing: Using boundary-scan to reduce the overall testing time"],"prefix":"10.1109","author":[{"given":"Marcos B.","family":"Herve","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Erika","family":"Cota","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fernanda L.","family":"Kastensmidt","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marcelo","family":"Lubaszewski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","first-page":"238","author":"grecu","year":"2005","journal-title":"Methodologies and algorithms for testing switch-based NoC interconnects DFT"},{"journal-title":"Interconnect testing for networks on chips VTS","year":"2006","author":"stewart","key":"2"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2003.1232240"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2007.4437574"},{"key":"6","first-page":"466","author":"pande","year":"2006","journal-title":"Design of Low power & Reliable Networks on Chip through joint crosstalk avoidance and forward error correction coding DFT"},{"journal-title":"BIST for network-on-chip interconnect infrastructures VTS","year":"2006","author":"grecu","key":"5"},{"key":"4","first-page":"437","author":"raik","year":"2006","journal-title":"An External Test Approach for Network-on-a-Chip Switches"},{"year":"0","key":"8"}],"event":{"name":"2009 10th Latin American Test Workshop","start":{"date-parts":[[2009,3,2]]},"location":"Rio de Janeiro, Brazil","end":{"date-parts":[[2009,3,5]]}},"container-title":["2009 10th Latin American Test Workshop"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4810097\/4813774\/04813801.pdf?arnumber=4813801","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T15:07:03Z","timestamp":1489763223000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4813801\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,3]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/latw.2009.4813801","relation":{},"subject":[],"published":{"date-parts":[[2009,3]]}}}