{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T04:38:49Z","timestamp":1725511129230},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,3]]},"DOI":"10.1109\/latw.2010.5550340","type":"proceedings-article","created":{"date-parts":[[2010,8,24]],"date-time":"2010-08-24T15:37:50Z","timestamp":1282664270000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["Bit-flip injection strategies for FSMs modeled in VHDL behavioral level"],"prefix":"10.1109","author":[{"given":"John M.","family":"Espinosa-Duran","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vladimir","family":"Trujillo-Olaya","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jaime","family":"Velasco-Medina","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Raoul","family":"Velazco","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/IOLTS.2006.32"},{"year":"2008","author":"espmosa-duran","article-title":"Spedding Up the Dependavility Validation Step","key":"ref3"},{"key":"ref6","article-title":"Fault Tolerant State Machines","author":"burke","year":"2004","journal-title":"MAPLD 2004 D160"},{"key":"ref5","article-title":"Sequential Circuit Design for Spaceborne and Critical Electronics","author":"barto","year":"2000","journal-title":"MAPLD 2000 A4"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/TR.2005.853438"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/DFT.2007.33"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/SBCCI.2000.876037"},{"year":"0","article-title":"Modelsim. Mentor Graphics Corp","key":"ref9"},{"key":"ref1","first-page":"259","article-title":"Upset-Like Fault Injection in VHDL Descriptions: A Method and Preliminary Results","author":"velazco","year":"2000","journal-title":"15th IEEE intemationaT Symposium on Defect and Fault Tolerance in VLSI systems (DFT 2000)"}],"event":{"name":"2010 11th Latin American Test Workshop - LATW","start":{"date-parts":[[2010,3,28]]},"location":"Punta del Este, Uruguay","end":{"date-parts":[[2010,3,31]]}},"container-title":["2010 11th Latin American Test Workshop"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5542405\/5550333\/05550340.pdf?arnumber=5550340","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,19]],"date-time":"2017-03-19T05:13:17Z","timestamp":1489900397000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5550340\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/latw.2010.5550340","relation":{},"subject":[],"published":{"date-parts":[[2010,3]]}}}