{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T08:18:07Z","timestamp":1729671487624,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,3]]},"DOI":"10.1109\/latw.2010.5550345","type":"proceedings-article","created":{"date-parts":[[2010,8,24]],"date-time":"2010-08-24T15:37:50Z","timestamp":1282664270000},"page":"1-5","source":"Crossref","is-referenced-by-count":8,"title":["An algorithm for diagnostic fault simulation"],"prefix":"10.1109","author":[{"given":"Yu","family":"Zhang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vishwani D.","family":"Agrawal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/TEST.2001.966643"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/ICCAD.1992.279361"},{"year":"2009","author":"van rossum","journal-title":"Python Tutorial Release 2 6 3","key":"ref12"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/ETS.2009.33"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/DAC.1995.250077"},{"key":"ref15","first-page":"351","article-title":"Concurrent Execution of Diagnostic Fault Simulation and Equivalence Identification During Diagnostic Test Generation","author":"yu","year":"2003","journal-title":"Proc 21st IEEE VLSI Test Symp"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/ETSYM.2010.5512739"},{"key":"ref4","first-page":"346","article-title":"Creating Small Fault Dictionaries","author":"chess","year":"1980","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"year":"2000","author":"bushnell","journal-title":"Essentials of Electronic Testing For Digital Memory & Mixed-Signal VLSI Circuits","key":"ref3"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/ICCAD.1991.185229"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/DAC.1980.1585232"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/VTEST.1997.600264"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/TEST.1996.556974"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/TEST.2003.1270849"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/ICVD.2003.1183128"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"1048","DOI":"10.1109\/43.536711","article-title":"HOPE: An Efficient Parallel Fault Simulator for Synchronous Sequential Circuits","volume":"15","author":"lee","year":"1996","journal-title":"IEEE Trans Computer-Aided Design"}],"event":{"name":"2010 11th Latin American Test Workshop - LATW","start":{"date-parts":[[2010,3,28]]},"location":"Punta del Este, Uruguay","end":{"date-parts":[[2010,3,31]]}},"container-title":["2010 11th Latin American Test Workshop"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5542405\/5550333\/05550345.pdf?arnumber=5550345","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T13:03:17Z","timestamp":1497877397000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5550345\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/latw.2010.5550345","relation":{},"subject":[],"published":{"date-parts":[[2010,3]]}}}