{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,4]],"date-time":"2025-04-04T08:07:03Z","timestamp":1743754023174},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,3]]},"DOI":"10.1109\/latw.2011.5985896","type":"proceedings-article","created":{"date-parts":[[2011,8,16]],"date-time":"2011-08-16T15:29:25Z","timestamp":1313508565000},"page":"1-6","source":"Crossref","is-referenced-by-count":13,"title":["Configurable Thru-Silicon-Via interconnect Built-In Self-Test and diagnosis"],"prefix":"10.1109","author":[{"given":"Vladimir","family":"Pasca","sequence":"first","affiliation":[]},{"given":"Lorena","family":"Anghel","sequence":"additional","affiliation":[]},{"given":"Mounir","family":"Benabdenbi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"63","article-title":"A New Framework for Analyzing Test Generation and Diagnosis Algorithms for Board Interconnects","author":"jarwala","year":"0","journal-title":"Proc ITC Int Test Conf"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1999.810665"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2006.22"},{"key":"ref13","first-page":"89","article-title":"Examination of Delay and Signal Integrity Metrics in Through Silicon Vias","author":"grange","year":"0","journal-title":"Proceedings of 3D Integration Workshop Design Automation and Test in Europe Conference DATE"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.125"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/5.929647"},{"key":"ref6","first-page":"435","article-title":"DjT for the Reuse of Networks-on-Chip as Test Access Mechanism","author":"amory","year":"0","journal-title":"Proc 25th IEEE VLSI TEST Symposium"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457087"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2010.06.015"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ETSYM.2010.5512787"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2008.4550025"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2003.1183348"},{"key":"ref9","first-page":"83","article-title":"Electronic Chip-in-Place Test","author":"goel","year":"0","journal-title":"Proc ITC Int Test Conf"}],"event":{"name":"2011 12th Latin American Test Workshop - LATW","start":{"date-parts":[[2011,3,27]]},"location":"Beach of Porto de Galinhas, Brazil","end":{"date-parts":[[2011,3,30]]}},"container-title":["2011 12th Latin American Test Workshop (LATW)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5978853\/5985882\/05985896.pdf?arnumber=5985896","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T01:59:41Z","timestamp":1490061581000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5985896\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,3]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/latw.2011.5985896","relation":{},"subject":[],"published":{"date-parts":[[2011,3]]}}}